一個具有降低參考電壓抖動影響之十二位元連續漸進式類比數位轉換器

簡易檢索 / 詳目顯示

回結果列表

研究生：	賴威池 Lai, Wei-Chih
論文名稱：	一個具有降低參考電壓抖動影響之十二位元連續漸進式類比數位轉換器 A 12-bit SAR ADC with Reference Voltage Ripple Suppression
指導教授：	謝志成 Hsieh, Chih-Cheng
口試委員:	邱進峯 Chiu, Chin-Fong 陳柏宏 Chen, Po-Hung 洪浩喬 Hong, Hao-Chiao
學位類別：	碩士 Master
系所名稱：	電機資訊學院 - 電機工程學系 Department of Electrical Engineering
論文出版年：	2020
畢業學年度：	108
語文別：	英文
論文頁數：	70
中文關鍵詞：	連續漸進式類比數位轉換器、參考電壓、抖動壓抑
外文關鍵詞：	SAR ADC, reference voltage, ripple suppression
相關次數：	點閱：4 下載：0
分享至:	分享至facebook 分享至twitter

查詢本校圖書館目錄查詢臺灣博碩士論文知識加值系統勘誤回報

本論文提出一個具有降低參考電壓抖動影響之十二位元連續漸進式(successive-approximation register, SAR)類比數位轉換器(analog-to-digital converter, ADC)。
為達要壓抑參考電壓抖動之影響，本論文使用了額外的電容陣列與四端輸入比較器(four-input comparator)，透過與主要電容陣列切換相同極性的方式，切換額外電容陣列的最高有效位元(Most significant bit, MSB)與MSB-1兩位元，並將此兩組含有參考電壓抖動影響之電容陣列在比較器上做相減，以達到壓抑4倍量的參考電壓抖動之影響，即為放寬了兩位元的參考電壓抖動規格之需求。
為驗證本電路，此架構使用90奈米1P9M互補式金氧半導體製程製作，核心電路面積為443.38 x 198.1um2，在1伏特電源電壓及3百萬赫茲取樣頻率操作下，此晶片在低頻率訊號輸入時實現之SNDR為62.69dB，其對應的ENOB為10.12-bit，功率消耗為38.88微瓦，而等效的figure of merit (FoM)為11.6fJ/conversion-step。此外，此晶片並具有降低參考電壓抖動影響之功能，能壓抑約3倍量的參考電壓抖動之影響。

This thesis presents a 12-bit successive-approximation register (SAR) analog-to-digital converter (ADC) with suppressing the influence of reference voltage’s ripples.
The proposed ADC uses an extra capacitance array and a four-input comparator to suppress the influence of reference voltage’s ripples. The most significant bit (MSB) and MSB-1 of the extra capacitance array are switched to the same polarity with that of the main capacitance array. Then, the comparator is going to subtract the two voltages of the two capacitance arrays, which include the reference voltage’s ripples, so that the ADC can suppress the influence of the reference voltage’s ripples 4 times. That is, the proposed ADC releases 2-bit requirement of the reference voltage’s ripples.
The prototype was fabricated in 90nm 1P9M CMOS technology with a core area of 443.38 x 198.1um2. At 1 supply voltage and 3MS/s sampling rate, the ADC achieves the SNDR of 62.69dB and the corresponding ENOB is 10.12-bit at the input signal with low frequency. It consumes the power consumption of 38.88µW, resulting in a figure of merit (FoM) of 11.6fJ/conversion-step. In addition, the ADC has the feature of suppressing the reference voltage’s ripples, which could reduce the influence of the reference voltage’s ripples 3 times roughly.

Abstract    ii
Content    iii
List of Figures    vi
List of Tables    ix
Chapter 1    Introduction    1
1    Architecture Selection    2
2    Performance Metrics of SAR ADC    4
2.1    Nyquist Criterion    4
2.2    Resolution    4
2.3    Quantization Error    5
2.4    Offset and Gain Error    6
2.5    Differential Nonlinearity    6
2.6    Integral Nonlinearity    7
2.7    Signal-to-Noise Ratio    7
2.8    Signal-to-Noise and Distortion Ratio    8
2.9    Spurious-Free Dynamic Range    8
2.10    Effective Number of Bits    8
2.11    Figure of Merit    9
3    Target Specifications    9
Chapter 2    Successive Approximation Register ADC Overview    11
1    Introduction    11
2    Operation Procedure of Conventional SAR ADC    12
3    Considerations of Sample and Hold    13
3.1    On-Resistance of MOS Switch    14
3.2    Charge Injection    15
3.3    Clock Feedthrough    15
3.4    kT/C Noise    16
3.5    Sampling Speed    17
4    Considerations of Capacitive DAC    17
4.1    DAC Parasitic Capacitance    18
4.2    DAC Capacitor Mismatch    19
4.3    Settling Time    20
5    Considerations of Comparator    21
5.1    Input Offset    21
5.2    Kickback Noise    22
6    Considerations of SAR Control Logic    23
7    Considerations of Reference Voltage Ripple    25
8    Summary    27
Chapter 3    Circuit Design Considerations    29
1    Differential ADC    29
2    Reference Ripples/Noise Analysis    30
3    Sample and Hold    36
4    Comparator    37
5    Low-Pass Filter    38
6    SAR Control Logic    38
7    CDAC Switching Energy    39
8    Summary    41


Chapter 4    Circuit Implementation of Successive Approximation Register ADC    43
1    Architecture of Proposed SAR ADC    43
2    Design of Sample and Hold    46
3    Design of Capacitive DAC    47
4    Design of Four-Input Comparator    49
5    Design of Redundancy    51
6    Pre-Layout and Post-Layout Simulations    55
7    Summary    57
Chapter 5    Measurement Results    58
1    Measurement Environment Setup    58
2    Chip Micrograph    59
3    Static Performance    60
4    Dynamic Performance    62
5    Performance Summary and Comparison    64
6    Summary    66
Chapter 6    Conclusion and Future Work    67
1    Conclusion    67
2    Future Work    67
Bibliography    68


                                

[1] Y. Yang, J. Zhou, X. Liu and W. L. Goh, "A 10-Bit 300 kS/s Reference-Voltage Regulator Free SAR ADC for Wireless-Powered Implantable Medical Devices," in Sensors (Basel, Switzerland), vol. 18, 7 2131, July 2018, doi:10.3390/s18072131.
[2] B. Murmann. (2019, Aug. 2). ADC Performance Survey 1997-2019 [Online]. Available: http://web.stanford.edu/~murmann/adcsurvey.html.
[3] T. C. Carusone, D. A. Johns, and K. W. Martin, Analog Integrated Circuit Design, 2nd ed.: WILEY, 2012.
[4] R. J. Baker, CMOS: Circuit Design, Layout, and Simulation, 3rd ed.: WILEY, 2010.
[5] R. H. Walden, "Analog-to-digital converter survey and analysis," in IEEE Journal on Selected Areas in Communications, vol. 17, no. 4, pp. 539-550, April 1999.
[6] T. Miki, T. Morie, K. Matsukawa, Y. Bando, T. Okumoto, K. Obata, S. Sakiyama, S. Dosho, "A 4.2 mW 50 MS/s 13 bit CMOS SAR ADC With SNR and SFDR Enhancement Techniques," in IEEE Journal of Solid-State Circuits, vol. 50, no. 6, pp. 1732-1381, June 2015.
[7] K. H. Chang and C. C. Hsieh, "A 12b 10MS/s 18.9fJ/Conversion-step Sub-radix-2 SAR ADC," in 2016 International Symposium on VLSI Design, Automation and Test (VLSI-DAT), April 2016, pp. 1-4.
[8] S. E. Hsieh, C. C. Kao, and C. C. Hsieh, "A 0.5 V 12-bit SAR ADC using Adaptive Time-Domain Comparator with Noise Optimization," in IEEE Journal of Solid-State Circuits, vol. 53, no. 10, pp. 2763-2771, Oct. 2018.
[9] Y. T. Chang, M. R. Wu and C. C. Hsieh, "A 40MS/s 12-bit Zero-Crossing Based SAR-Assisted Two-Stage Pipelined ADC with Adaptive Level Shifting," in 2019 IEEE International Symposium on Circuits and Systems (ISCAS), May 2019, pp. 1-4.
[10] K. H. Chang and C. C. Hsieh, " A Calibration-Free 13-Bit 10-MS/s Full-Analog SAR ADC With Continuous-Time Feedforward Cascaded Op-Amps," in IEEE Journal of Solid-State Circuits, vol. 54, no. 10, pp. 2691-2702, Oct. 2019.
[11] B. Razavi, Design of Analog CMOS Integrated Circuits, 1st ed.: McGraw-Hill 2002.
[12] M. van Elzakker, E. van Tuijl, P. Geraedts, D. Schinkel, E. Klumperink and B. Nauta, "A 1.9μW 4.4fJ/Conversion-step 10b 1MS/s Charge-Redistribution ADC," in IEEE ISSCC Dig. Tech. Papers, pp. 244-610, Feb. 2008.
[13] P. M. Figueiredo and J. C. Vital, "Kickback noise reduction techniques for CMOS latched comparators," in IEEE Transactions on Circuits and Systems II, Express Briefs, vol. 53, pp. 541-545, Jul. 2006.
[14] C. C. Liu, S. J. Chang, G. Y. Huang and Y. Z. Lin, "A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure," in IEEE Journal of Solid-State Circuits, vol. 45, no. 4, pp. 731-740, April 2010.
[15] B. Yang, B. Drost, S. Rao and P. K. Hanumolu, "A High-PSR LDO using a Feedforward Supply-Noise Cancellation Technique" in 2011 IEEE Custom Integrated Circuits Conference (CICC), Sept. 2011, pp. 1-4.
[16] M. Liu, K. Pelzers, R. van Dommele, A. van Roermund and P. Harpe, "A106nW 10 b 80 kS/s SAR ADC With Duty-Cycled Reference Generation in 65 nm CMOS," in IEEE Journal of Solid-State Circuits, vol. 51, no. 10, pp. 2435-2445, Oct. 2016.
[17] P. Harikumar and J. J. Wikner, "Design of a reference voltage buffer for a 10-bit 50MS/s SAR ADC in 65 nm CMOS," in 2015 IEEE International Symposium on Circuits and Systems (ISCAS), May 2015, pp. 249-252.
[18] Y. S. Hu, L. Y. Huang and H. S. Chen, "A 0.6 V 1.63 fJ/c.-s. Detective Open-Loop Dynamic System Buffer for SAR ADC in Zero-Capacitor TDDI System," in IEEE Journal of Solid-State Circuits, vol. 54, no. 10, pp. 2680-2690, Oct. 2019.
[19] Y. Zhu, C.-H. Chan, U.-F. Chio, S.-W. Sin, S.-P. U, R. P. Martins, and F. Maloberti, "A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOS," in IEEE Journal of Solid-State Circuits, vol. 45, no. 6, pp. 1111-1121, Jun. 2010.
[20] S. E. Hsieh and C. C. Hsieh, "A 0.3-V 0.705-fJ/Conversion-Step 10-bit SAR ADC With Shifted Monotonic Switching Procedure in 90-nm CMOS," in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 63, no. 12, pp. 1171-1175, Dec. 2016.
[21] M. Liu, A. van Roermund and P. Harpe, "A 10-b 20-MS/s SAR ADC With DAC-Compensated Discrete-Time Reference Driver," in IEEE Journal of Solid-State Circuits, vol. 54, no. 2, pp. 417-427, Feb. 2019.

簡易檢索 / 詳目顯示

相關論文