摘要
本論文描述一個10位元二階迴圈式類比數位轉換器，就類比數位轉換器中最重要的取樣保值電路，以及殘值處理電路作非線性分析，分析結果可以知道，預算放大器的的性能與非線性誤差有很大的關連與影響，因此對運算放大器的架構與性能作分析與改善，使整體效能能達到目標，在經過設計模擬後，得到類比數位轉換器的微分非線性度在±0.2LSB以內，積分非線性度0.8LSB到－0.5LSB。在完成模擬設計後，再將取樣保值電路與殘值處理電路，進行實際佈局規劃，在針對佈局後的電路結果重新模擬，最後驗證電路區塊的佈局後模擬和佈局前模擬的差距。

1. P. Vorenkamp and J. P. M. Verdaasdonk, “A 10 b 50 MS/s pipelined ADC”, Digest of Technical Papers, 39th IEEE International Solid-State Circuits Conference (ISSCC), pp. 32-33, 1992
2. T.B. Cho and P. R. Gray, “ A 10-bit, 20-MS/s, 35Mw pipeline A/D converter”, Proceedings of the IEEE Custom Integrated Circuit Conference, pp. 499-502
3. J.S. Xie “Nyquist-Rate A/D Converter Design” Chip Implementation Center 2003
4. J.T. Wu, “Analog Integrated Circuit,” NCTU Xin-zhu Taiwan R.O.C. 2002
5. A. Kitagawa, M. Kokubo, T. Tsukada, T. Tsukada, and T. Imaizumi, “A 10b 3Msample/s CMOS Cyclic ADC.” Int. Solid State Circuit Conf. (ISSCC), pp. 280-281 (Feb. 1995)
6. Y. M. Lin, B. Kim and P. R. Gray “A 13-b 2.5MHz Self-Calibrated Pipelined A/D Converter in 3-um CMOS”, IEEE, JSSC, Vol. 26 pp. 628-636 (April 1991)
7. S.H. Lewis, “Optimizing the stage resolution in pipelined, analog-to-digital converters for video-rate applications”, IEEE Transactions on Analog and digital Signal Processing Circuit and Systems II, Vol. 39, No. 8, pp. 516-523, August 1992
8. B. Razavi “Design of Analog CMOS Integrated Circuits” McGraw-Hill Companies Inc. 2001
9. A. M. Abo and P. R. Gray, “A 1.5-V 10-bit 14.3-MS/s CMOS pipeline analog-to-digital converter,” IEEE Journal of Solid-State Circuits, vol. 34, NO.5, (May 1999)
10. 黃善君“10位元10MHz導管式類比數位轉換器數位校正方法之研製” NTU 2001 碩士論文
11. Klaas Bult and Govert J. G. M. Geelen, “A fast-settling CMOS Op-Amp for SC circuit with 90-dB DC Gain” IEEE Journal of Solid-State Circuits,Vol25 ,No6 , December 1990
12. D. Shahrjerdi, B. Hekmatshoar, M. Talaie and O.Shoaei, “A Fast Settling, High DC Gain, Low Power OPAMP Design for High Resolution, High Speed A/D Converters.” ICM 2003,Dec, 9-11, Cairo, Egypt.
13. P. R. Gray, P. J. Hurst, S. H. Lewis and Robert G. Meyer “Analysis and design of analog integrated circuits” John Wiley & Sons, Inc. 2001
14. R. Gregorian ”Introduction to CMOS OP-amps and Comparators” John Wiley & Sons.,1999
15. L. Sumanen, M. Walyari, and K.A.I.Halonen, ”A mismatch insensitive CMOS dynamic comparator for pipeline A/D converters,”in Proc.ICECS, vol.1, pp.32-35 (Dec.2000)
16. D. W. Cline and P. R. Gray, “A power optimized 13-b 5 Ms/s pipelined ADC“ IEEE Journal of Solid-State Circuits, Vol. 31 Issue: 3, pp. 294 –303 (March 1996)
17. W.Aloisi, G. Giustolisi and G.Palumbo, “Analysis and optimization of Gain-boosted Telescopic amplifiers”
18. S. H. Lewis, “Optimizing the stage resolution in pipelined, analog-to-digital converters for video-rate applications”, IEEE Transactions on Analog and digital Signal Processing Circuit and Systems II, Vol. 39, No. 8, pp. 516-523, August 1992
19. I. Mehr and L. Singer, “A 55-mW, 10-bit, 40-Msample/s Nyquist-rate CMOS ADC”, IEEE Journal of Solid-State Circuits, Vol. 35, No. 3, pp. 318-325, March 2000
20. L. Sumanen, M. Walyari, and K.A.I.Halonen, ”A mismatch insensitive CMOS dynamic comparator for pipeline A/D converters,”in Proc.ICECS, vol.1, pp.32-35 (Dec.2000)
21. A. Hastings, “The art of analog layout,” 2nd ed. New Jersey: Prentice-Hall, 2001.
22. 陳喜明 “類比數位轉換器微分非線性度補償分析”NTHU 2004 碩士論文
23. 王典彥 “管線化迴圈式類比數位轉換器及其微分非線性度改善電路之設計” NTHU 2003碩士論文