無線通訊技術正在改變人類的生活型態，幾乎可取代今日ADSL加Wi-Fi的網路接取模式。尤其在無線傳輸下，通道編碼為一必要之過程。在許多規格書版本中，低密度奇偶檢查碼(Low Density Parity Check Codes, 以下簡稱LDPC碼)即為其中的規範之一種類。由於LDPC碼有很好的抗衰落性，編碼增益很高，接收機在較低的信噪比情況下仍然可以擁有較低的誤碼率，可以使覆蓋範圍得到提升。

在最近幾年來，高碼率低密度奇偶檢查碼的應用已經廣泛的被討論。然而，對高碼率低密度奇偶檢查碼而言，要以較快的解碼收斂速度做到高吞吐量和較低面積複雜度仍然是很困難的。而 Shuffled MPD 和 LMPD 的解碼收斂速度都快過傳統的 TPMP。由於複雜的記憶體讀取和極大儲存空間的需求，傳統的Shuffled MPD 並不適合硬體實現，特別是高速率低密度奇偶檢查碼。但另一方面，LMPD 已經使用在各種解碼器。在這篇論文裡，我們提出一種修改自 Shuffled MPD 的演算法，相比於傳統的 Shuffled MPD，它有著相似的解碼收斂速度，但卻可以減少記憶體讀取的複雜度以及很大儲存空間的需求，並且能保有不輸 LMPD 的解碼收斂速度。最後，我們將提出的演算法和架構套用在歐幾里德幾何學的低密度奇偶檢查碼 (8176,7156) 的解碼器。

The applications involving high-rate LDPC codes have been widely discussed. However, it is hard for high-rate LDPC decoders to achieve high throughput, lower complexity, and fast decoding convergence speed. The convergence speed of shuffled message passing decoding (SMPD) and the layered message passing decoding (LMPD) are faster than that of standard two phase message passing (TPMP) decoding. Due to complex memory access and requirement of large storage space, the conventional shuffled MPD is not suitable for hardware implementation especially for high-rate LDPC codes. On the other hand, the LMPD decoding has been broadly used in all decoder field. In this thesis, we propose a modified shuffled MPD which can achieve a similar decoding convergence speed but with reduced complexity in memory access and storage space as compared to the conventional shuffled MPD and achieve a similar convergence speed as compared to the LMPD decoding. Finally, a suitable architecture of self-rotate structure is also provided to implement an EG-LDPC (8176,7156) decoder based on the proposed algorithm and structure.

[1] R. Gallager, “Low-density parity-check Codes,” IRE Trans. Inf. Theory, vol.IT-8, no.1, pp.21-28, Jan. 1962.

[2] D. J. C. Mackay and R. M. Neal, “Near Shannon limit performance of low density parity check codes,” Electronics Letters, vol.32, no.18, pp.1645-1646, Aug. 1996.

[3] D. Mackay, “Good error-correcting codes based on very sparse matrices,” IEEE Trans. Inform. Theory, vol.45, no.2, pp.399-431, Mar. 1999.

[4] R. M. Tanner, “A recursive approach to low complexity codes,” IEEE Trans. Inform. Theory, vol.IT-27, pp.533-547, Sep. 1981.

[5] M. Fossorier, M. Mihaljevic, and H. Imai, “Reduced complexity iterative decoding of low-density parity check codes based on belief propagation,” IEEE Trans. Commun., vol. 47, pp. 673-680, May. 1999.

[6] J. Chen and M. Fossorier, “Density evolution for two improved BP-based decoding algorithms of LDPC codes,” IEEE Commun. Lett., vol.6, pp.208-210, May. 2002.

[7] Z. Li, L. Chen, L. Zeng, S. Lin, and W. H. Fong, “Efficient encoding of quasi-cyclic low-density parity-check codes,” IEEE Trans. Commun., vol.54, no.1, pp.71-81, Jan. 2006.

[8] L. Chen, J. Xu, I. Djurdjevic, and S. Lin, “Near-Shannon-limit quasi-cyclic low-density parity-check codes,” IEEE Trans. Commun., vol.52, no.7, pp.1038-1042, Jul. 2004.

[9] J. Zhang, M. P. C. Fossorier, “Shuffled iterative decoding,” IEEE Trans. Commun., vol.53, no.2, pp.209-213, Feb. 2005.

[10] Y. Kou, S. Lin, and M. Fossorier, “Low-density parity-check codes based on finite geometries: A rediscovery and new results,” IEEE Tans. Inform. Theory, vol.47, no.7, pp.2711-2736, Nov. 2001.

[11] S. Lin and D. J. Costello, Jr., “Error control coding,” Pearson Prentice-Hall, Second Edition, 2004.

[12] J. Sha, Z. Wang, M. Gao, and L. Li, “Multi-Gb/s LDPC code design and implementation,” IEEE Trans. VLSI, vol.17, no.2, pp.262-268, Feb. 2009.

[13] L. Liu, C. J. R. Shi, “Sliced message passing: High throughput over-lapped decoding of high-rate low-density parity-check codes,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 55, no. 11, pp. 3697-3710, Dec. 2008.

[14] H. Zhong, W. Xu, N. Xie, and T. Zhang, “Area-efficient min-sum decoder design for high-rate quasi-cyclic low-denisty parity-check codes in magnetic recodering,” IEEE Trans. Magnetics, vol.43, no.12, pp.4117-4122, Dec. 2007.

[15] T. Brack, M. Alles, T. Lehnigk-Emden, F. Kienle, N. Wehn, N. E. L'Insalata, F. Rossi, M. Rovini, L. Fanucci, “Low complexity LDPC code decoders for next generation standards,” in Proc. 2007 Design, Automation and Test in Europe (DATE'07), Apr. 2007.

[16] R. Y. Shao, S. Lin, and M. P. C. Fossorier, “Two simple stopping criteria for turbo decoding,” IEEE Trans. Commun., vol. 47, no. 8, pp. 1117-1120, Aug. 1999.