這篇論文分成分成正文與附錄兩個部分，前半段正文的部分，講述有三角
積分調變功能的鎖相迴路，後半段附錄的部分，則是講述線性壓控震盪器，分別說明如下．
前半部三角積分調變鎖相迴路的討論，開頭描述這次設計的鎖相迴路及設
計規格，設計的中心頻率為1.09375GHz，解析度需要為 156.2KHz，作為參考信號源使用．接著，會對各種類型的鎖相迴路 (整數型，分數型，三角積分型)的架構作初步的介紹，並且講述各類型鎖相迴路的特性，引導讀者進入三角積分調變的鎖相迴路，在了解各類型鎖相迴路之後，開始對組成三角積分鎖相迴路的各電路(相位偵測器，電流幫浦，迴路濾波器，電壓控震盪器，頻率除頻器，三角積分調變器) 做原理上的說明後，最後開始分別對相位偵測器，電流幫浦，迴路濾波器，電壓控震盪器，頻率除頻器，三角積分調變器，做設計與模擬的部分，並且附上電路佈局圖與功耗整理的表格．
後半部的附錄部分，則是線性壓控震盪器討論，一開始會對線性壓控震盪
器的重要性做說明，確立設計方向和目標．接著，對環型的電壓控制震盪器做基本的介紹與分析(電路的組成，震盪分析，相位雜訊)，接著分析常見的線性壓控震盪器分析其電路與頻率特性，最後，根據前述的分析，開始壓控震盪電路的設計與模擬．

There are two part in this paper. The first part in this paper is a discussion about delta sigma modulation phase lock loop circuit design and the second part in this pa-
per is appendix about linear control oscillator circuit design .

In delta sigma phase lock loop circuit design , the pur-
pose and specific are described and overview of integer, fractional delta sigma phase lock loop . Final part of delta sigma phase lock loop is design and simulation.

In linear control oscillator circuit design , the motive of design linear voltage control is described and intro-
duce some knowledge about ring oscillator .Then , some
linear voltage control oscillator introduction are pre-
sent . Final part of linear control oscill-
ator is design and simulation .

[1] 高曜煌“射頻鎖相迴路”滄海書局
[2] 林宇亮,寬頻低雜訊放大器與三角積分調變分數型頻率合成器之研製 ,國立中央大學電機工程所論文,2007
[3] 黃博彥,應用於WiMAX系統之Σ -∆ 分數型頻率合成器 , 國立中央大學電機工程所論文,2007
[4] Victor Rodolfo Gonzalez-Diaz , Miguel Angel Garcia-Andrade and Guillermo Espinosa Flores-Verdad ” Optimal Dithered Digital Sigma-Delta Modulators for Fractional-N Frequency Synthesizers ” National Institute for Astroph-
ysics , Optics and Electronics (INAOE), Tonantzintla, Puebla, M´exico
[5]Jae-Shin Lee, Min-Sun Keel, Shin-I1 Lim and Suki Kim “ Charge pump with perfect current matching characteristics in phase-locked loops”
[6]Shanfeng Cheng, Student Member, IEEE, Haitao Tong, Student Member,IEEE,Jose Silva-Martinez, Senior Member,
IEEE,and Aydin Ilker Karsilayan, Member, IEEE “ Design and Analysis of an Ultrahigh-Speed Glitch-Free Fully Di-
fferential Charge Pump With Minimum Output Current Var-
iation and Accurate Matching ”
[7]柯幸姍,具低相位雜訊之鎖相迴路設計,國立中央大學電機工程所論文,2009
[8]Alaa Hussein , “ Design and Analysis of Fractional-N Frequency Synthesizers For Wireless Communications” 2002
[9]Brian Miller, member IEEE, and Bob Conley “ A MULTIPLE MODULATOR FRACTIONAL DIVIDER ” FORTY-FOUBTH ANNUAL SYM-
POSIUM ON FREQTJBNCY CONTROL
[10]Tadao Nakagawa and Tsuneo Tsukahara “A Low Phase Noi-
se C-Band Frequency Synthesizer Using a New Fractional-N PLL with Programmable Fractionality”

[11]Robert Bogdan Staszewski ,Sudheer Vemulapalli, Prasant Vallur, John Wallberg, and Poras T. Balsara “1.3 V 20 ps Time-to-Digital Converter for Frequency Synthesis in 90nm CMOS” IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: EXPRESS BRIEFS, VOL. 53, NO. 3, MARCH 2006
[12]Marco Zanuso, Salvatore Levantino, Alberto Puggelli, Carlo Samori, Andrea L. Lacaita ”Time-to-Digital Converter with 3-ps Resolution and Digital Linearization Algorithm”
[13]Huihua Huang , Carl Sechen ” A 14-b, 0.1ps Resolution Coarse-Fine Time-to-Digital Converter in 45 nm CMOS ”
[14]邱昭彰,操作於 1 伏特以下及具固定電壓控制震盪器增益值之鎖相迴路,國立中央大學電機工程所論文,2010
[15]Mohammad Maymandi-Nejad and Manoj Sachdev, Senior Member, IEEE” A Digitally Programmable Delay Element Design and Analysis”
[16]Su Cui1, T. Lakshmi Viswanathan2, T. R. Viswanathan3, and Bhaskar Banerjee1 “A Highly Linear CMOS Current-Controlled Oscillator Using a Novel Frequency Detector＂
[17]J.A McNeill, Interpolating ring VCO with V to F linearity compensation
[18] Changzhi Li, Member, IEEE, and Jenshan Lin, Senior Member , IEEE ”A 1–9 GHz Linear-Wide-Tuning-Range Quadrature Ring Oscillator in 130 nm CMOS for Non-Contact Vital Sign Radar Application” IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, VOL. 20, NO. 1, JANUARY 2010
[19] Jaehyouk Choi, Kyutae Lim and Joy Laskar ” A Ring VCO with Wide and Linear Tuning Characteristics for a Cognitive Radio System”
[20] Huang Shizhen , Lin Wei , Wang Yutong ,Zheng Li,” Design of A Voltage contr-
olled Ring Oscillator Based On MOS Capacitance”
[21] Pavan Kumar Hanumolu, Member, IEEE, Gu-Yeon Wei, Member, IEEE, and Un-Ku Moon, Senior Member, IEEE ” A Wide-Tracking Range Clock and Data Recovery Circuit ”IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 43, NO. 2, FEBRUARY 2008
[22] Hui Zhang 1, 2 , Hai-gang Yang 1,* , Fei Liu 1 , Yuan-feng Wei 1 , Jia Zhang 1, 2 “ Start-up Analysis for Differential Ring Oscillator with Even Number of Stages ”
[23] Behzad Razavi, Member, IEEE ” A Study of Phase Noise in CMOS Oscillators ” IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 31, NO. 3, MARCH 1996
[24] Baker , R.J.: CMOS: Circuit Design, Layout and Simulation, 3rd edn. Wiley-IEEE (2010)
[25] Sachin Rao, Member, IEEE, Karthikeyan Reddy, Student Member, IEEE, Brian Young, Member , IEEE, and Pavan Kumar Hanumolu, Member, IEEE “ A Determ-
inistic Digital Background Calibration Technique for VCO-Based ADCs ” IEEE JO-
URNAL OF SOLID-STATE CIRCUITS, VOL. 49, NO. 4, APRIL 2014
[26] Danyang Wang “Analog filter design using Ring Oscillator Integrator (ROI) in 180nm CMOS ”Senior Thesis in Electrical Engineering University of Illino and Urbana Champaign
[27] Charles Wu, Jaehwa Kwak and Juan Yaquian ” Study of Novel DPLL Structures for High-Speed Communication”