研究生: |
林宏隆 Lin, Hung-Lung |
---|---|
論文名稱: |
三維晶片下考慮多重電壓分佈之電路佈局 A Multiple Power Domain Floorplanning in 3D IC |
指導教授: |
黃婷婷
Hwang, TingTing |
口試委員: | |
學位類別: |
碩士 Master |
系所名稱: |
電機資訊學院 - 資訊工程學系 Computer Science |
論文出版年: | 2010 |
畢業學年度: | 98 |
語文別: | 英文 |
論文頁數: | 55 |
中文關鍵詞: | 多重電壓域 、電路佈局 、三維晶片 |
相關次數: | 點閱:3 下載:0 |
分享至: |
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報 |
根據電路佈局中各個模組不同的需求供給其不同的電壓,多重電壓分佈(multiple power domain)為一個可同時減少晶片消耗能源並保持其效能不變之技術。在二維晶片的架構中,混合整數線性規劃(mixed integer linear programming)常作為實現多重電壓分佈的主要方法之一。但是,目前的方法多考慮僅在二維晶片上實現多重電壓分佈為其主要目標。由於二維晶片與三維晶片的架構明顯不同,若要將專為二維晶片設計的方法直接移植到三維晶片上使用,則必須加以改良,增加考慮一些不同的因素才能發揮效果。為了解決三維晶片上特有的問題,我們根據由陳賢德博士所提出的堆疊穿透矽通道分發網路-STDN (Stacked-TSV Distributed Network)提出了對應於二維晶片中電壓島(voltage island)的電壓冊(voltage volume)的概念。根據對MCNC測試電路的實驗,實驗結果顯示了電壓冊結合堆疊穿透矽通道分發網路能夠達成良好的3D佈置(floorplan)、IR壓降、電源干擾、溫度、使用面積和信號連接的總長度。
[1] W. Chen, W. R. Bottoms, K. Pressel, and J. Wolf, \The next step in assembly and
packaging: System level integration in the package (SiP)," Tech. Rep., 2008.
[2] R. Ching, E. Young, K. Leung, and C. Chu, \Post-placement voltage island generation,"
in Computer-Aided Design, 2006. ICCAD '06. IEEE/ACM International Conference on,
5-9 2006, pp. 641 {646.
[3] W.-K. Mak and J.-W. Chen, \Voltage island generation under performance requirement
for soc designs," in Design Automation Conference, 2007. ASP-DAC '07. Asia and
South Pacic, 23-26 2007, pp. 798 {803.
[4] H. Wu, I.-M. Liu, M. Wong, and Y. Wang, \Post-placement voltage island genera-
tion under performance requirement," in Computer-Aided Design, 2005. ICCAD-2005.
IEEE/ACM International Conference on, 6-10 2005, pp. 309 { 316.
[5] H. Wu, M. Wona, and I.-M. Liu, \Timing-constrained and voltage-island-aware voltage
assignment," in Design Automation Conference, 2006 43rd ACM/IEEE, 2006, pp. 429
{432.
[6] J. Hu, Y. Shin, N. Dhanwada, and R. Marculescu, \Architecting voltage islands in core-
based system-on-a-chip designs," in Low Power Electronics and Design, 2004. ISLPED
'04. Proceedings of the 2004 International Symposium on, 2004, pp. 180 { 185.
53
[7] W. Hung, G. Link, Y. Xie, N. Vijaykrishnan, N. Dhanwadaf, and J. Conner,
\Temperature-aware voltage islands architecting in system-on-chip design," in Com-
puter Design: VLSI in Computers and Processors, 2005. ICCD 2005. Proceedings. 2005
IEEE International Conference on, 2-5 2005, pp. 689 { 694.
[8] W.-P. Lee, H.-Y. Liu, and Y.-W. Chang, \Voltage island aware
oorplanning for power
and timing optimization," in Computer-Aided Design, 2006. ICCAD '06. IEEE/ACM
International Conference on, 5-9 2006, pp. 389 {394.
[9] B. Liu, Y. Cai, Q. Zhou, and X. Hong, \Power driven placement with layout aware
supply voltage assignment for voltage island generation in dual-vdd designs," in Design
Automation, 2006. Asia and South Pacic Conference on, 24-27 2006, p. 6 pp.
[10] W.-P. Lee, H.-Y. Liu, and Y.-W. Chang, \An ILP algorithm for post-
oorplanning
voltage-island generation considering power-network planning," in Computer-Aided De-
sign, 2007. ICCAD 2007. IEEE/ACM International Conference on, Nov. 2007, pp.
650{655.
[11] H.-T. Chen, \New Architecture of ECO Cells, Thermal Sensor and Power Network for
IC Design," Ph.D. dissertation, National Tsing Hua University, HsinChu, Taiwan, July
2010.
[12] Y.-J. Lee, Y. J. Kim, G. Huang, M. Bakir, Y. Joshi, A. Fedorov, and S. K. Lim,
\Co-design of signal, power, and thermal distribution networks for 3D ICs," in Design,
Automation Test in Europe Conference Exhibition, 2009. DATE '09., Apr. 2009, pp.
610{615.
[13] P. Falkenstern, Y. Xie, Y.-W. Chang, and Y. Wang, \Three-dimensional integrated cir-
cuits (3D IC)
oorplan and power/ground network co-synthesis," in Design Automation
Conference (ASP-DAC), 2010 15th Asia and South Pacic, Jan. 2010, pp. 169{174.
54
[14] Y. Guillou. (2009, Jun.) 3D integration for wireless products: An industrial perspective.
[Online]. Available: http://www.i-micronews.com/analysis/3D-Integration-wireless-
products-industrial-perspective,3272.html
[15] M. Koyanagi, T. Fukushima, and T. Tanaka, \Three-dimensional integration technology
and integrated systems," in Design Automation Conference, 2009. ASP-DAC 2009. Asia
and South Pacic, Jan. 2009, pp. 409{415.
[16] G. Huang, M. Bakir, A. Naeemi, H. Chen, and J. Meindl, \Power delivery for 3d
chip stacks: Physical modeling and design implication," in Electrical Performance of
Electronic Packaging, 2007 IEEE, Oct. 2007, pp. 205 {208.
[17] T.-C. Wang, \IR-drop and Thermal Dissipation Aware 3D Floorplanning," Master's
thesis, National Tsing Hua University, HsinChu, Taiwan, July 2010.
[18] HSPICE Simulation and Analysis User Guide, V-2004.03. Synopsys, 2004.
[19] GNULinear Programming Kit.