在現代世界中，我們應該通過將材料變為非揮發性類型來管理能量，因為電池壽命有限。有很多關於多層單元自旋轉移力矩隨機存取記憶體管理的作品，但也基於相同的映射思想，它將多層單元結構的一個單元內的位分開。 在我們的工作中引入了另一種緩存策略，它將直接映射和單元分割映射結合在一起，以提高能效。除了訪問主存儲器的成本之外的結果表明我們減少了高達30％的能量和21％的延遲。

In the modern world, we should manage the energy as well as we could by changing the material into non-volatile type since battery life is limited. There are many works about MLC STT-RAM management but also based on the same mapping idea which is split the bit inside one cell of MLC structure. In our work introduce another cache strategy which combines direct mapping and cell split mapping together for better energy efficiency. And the result which except the cost of accessing main memory shows that we reduce up to 30% energy and 21% latency.

[1] Intel skylake x.
[2] X. Bi, M. Mao, D. Wang, and H. Li. Unleashing the potential of mlc stt-ram caches. In 2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 429–436. IEEE, 2013.
[3] D. Burger and T. M. Austin. The simplescalar tool set, version 2.0. ACM SIGARCH computer architecture news, 25(3):13–25, 1997.
[4] X. Chen, N. Khoshavi, R. F. DeMara, J. Wang, D. Huang, W. Wen, and Y. Chen. Energy-aware adaptive restore schemes for mlc stt-ram cache. IEEE Transactions on Computers, 66(5):786–798, 2017.
[5] X. Chen, N. Khoshavi, J. Zhou, D. Huang, R. F. DeMara, J. Wang, W. Wen, and Y. Chen. Aos: Adaptive overwrite scheme for energy-efficient mlc stt-ram cache. In 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC), pages 1–6. IEEE, 2016.
[6] P. Chi, S. Li, Y. Cheng, Y. Lu, S. H. Kang, and Y. Xie. Architecture design with stt-ram: Opportunities and challenges. In
2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC), pages 109–114. IEEE, 2016.
[7] B. S. Gill. On multi-level exclusive caching: Offline optimality and why promotions are better than demotions. In FAST, volume 8, pages 1–17, 2008.
[8] F. Hameed and M. B. Tahoori. Architecting stt last-level-cache for performance and energy improvement. In 2016 17th International Symposium on Quality Electronic Design (ISQED), pages 319–324. IEEE, 2016.
[9] A. Jaleel, E. Borch, M. Bhandaru, S. C. Steely Jr, and J. Emer. Achieving non-inclusive cache performance with inclusive caches: Temporal locality aware (tla) cache management policies. In Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, pages 151–162. IEEE Computer Society, 2010.
[10] A. Jaleel, K. B. Theobald, S. C. Steely Jr, and J. Emer. High performance cache replacement using re-reference interval prediction (rrip). In ACM SIGARCH Computer Architecture News, volume 38, pages 60–71. ACM, 2010.
[11] L. Jiang, B. Zhao, Y. Zhang, and J. Yang. Constructing large and fast multi-level cell stt-mram based cache for embedded processors. In Proceedings of the 49th Annual Design Automation Conference, pages 907–912. ACM, 2012.
[12] B. C. Lee, E. Ipek, O. Mutlu, and D. Burger. Architecting phase change memory as a scalable dram alternative. ACM SIGARCH Computer Architecture News, 37(3):2–13, 2009.
[13] G. Li, X. Chen, G. Sun, H. Hoffmann, Y. Liu, Y. Wang, and H. Yang. A stt-ram-based low-power hybrid register file for gpgpus. In 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC), pages 1–6. IEEE, 2015.
[14] S. Mittal. A survey of techniques for architecting and managing gpu register file. IEEE Transactions on Parallel and Distributed Systems, 28(1):16–28, 2016.
[15] M. H. Samavatian, H. Abbasitabar, M. Arjomand, and H. Sarbazi-Azad. An efficient stt-ram last level cache architecture for gpus. In Proceedings of the 51st Annual Design Automation Conference, pages 1–6. ACM, 2014.
[16] L. SimpleScalar. Simplescalar 3.0, 2004.
[17] C. W. Smullen, V. Mohan, A. Nigam, S. Gurumurthi, and M. R. Stan. Relaxing non-volatility for fast and energy-efficient stt-ram caches. In 2011 IEEE 17th International Symposium on High Performance Computer Architecture, pages 50–61. IEEE, 2011.
[18] S. Wang, Y. Liang, C. Zhang, X. Xie, G. Sun, Y. Liu, Y. Wang, and X. Li. Performance-centric register file design for gpus using racetrack memory. In 2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC), pages 25–30. IEEE, 2016.
[19] Z. Wang, D. A. Jime´nez, C. Xu, G. Sun, and Y. Xie. Adaptive placement and migration policy for an stt-ram-based hybrid cache. In 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA), pages 13–24. IEEE, 2014.
[20] H.-S. P. Wong, H.-Y. Lee, S. Yu, Y.-S. Chen, Y. Wu, P.-S. Chen, B. Lee, F. T. Chen, and M.-J. Tsai. Metal–oxide rram.
Proceedings of the IEEE, 100(6):1951–1970, 2012.
[21] J. Xu, D. Feng, W. Tong, J. Liu, and W. Zhou. Encoding separately: An energy-efficient write scheme for mlc stt-ram. In
2017 IEEE International Conference on Computer Design (ICCD), pages 581–584. IEEE, 2017.
[22] Y. Zhang, L. Zhang, W. Wen, G. Sun, and Y. Chen. Multi-level cell stt-ram: Is it realistic or just a dream? In 2012 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 526–532. IEEE, 2012.
[23] J. Zhao and Y. Xie. Optimizing bandwidth and power of graphics memory with hybrid memory technologies and adaptive data migration. In 2012 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 81–87. IEEE, 2012.