研究生: |
留嗣傑 Liu, Szu-Chieh |
---|---|
論文名稱: |
應用於生醫訊號之低電壓低功率三角積分調變器 The Design of Low Voltage, Low Power Sigma-Delta Modulator for Bio-potential Signals |
指導教授: |
鄭桂忠
Tang, Kea-Tiong |
口試委員: |
方偉騏
Fang, Wai-Chi 謝志成 Hsieh, Chih-Cheng 鄭桂忠 Tang, Kea-Tiong |
學位類別: |
碩士 Master |
系所名稱: |
電機資訊學院 - 電機工程學系 Department of Electrical Engineering |
論文出版年: | 2011 |
畢業學年度: | 99 |
語文別: | 中文 |
論文頁數: | 92 |
中文關鍵詞: | 三角積分調變器 、疊接電流鏡轉導放大器 、切換式運算放大器 |
外文關鍵詞: | Sigma Delta Modulator, Cascode Current Mirror Operational Trans-conductance Amplifier, Switched Opamp |
相關次數: | 點閱:3 下載:0 |
分享至: |
查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報 |
近年來,隨著積體電路製程與生物醫療系統的進步,在居家看護和健康監測上,攜帶式生理監測系統成為一項重要新興產業。對於隨身裝置而言,希望以電池供電。因此,低電壓低功率考量是一項重要指標。
本論文中提出應用於生醫訊號監測之低電壓低功率第一版三角積分調變器,透過TSMC 0.18μm製程實現。藉由疊接電流鏡轉導放大器和切換式運算放大器技術的結合,可提高約0.24V的切換式運算放大器輸入訊號共模範圍。這個架構近似於一級的轉導放大器,相較於傳統的多級摺疊運算放大器,降低了功率消耗和轉導放大器的設計複雜度。當操作在0.9V,10kHz頻寬範圍,超取樣率64倍的情況下,此三角積分調變器可達SNR 63.93dB,SNDR 62.63dB,動態範圍67dB。整個調變器的功率為58μW。核心佈局面積為0.31mm2。
另外,為了提升解析度效能,將提出第二版改良之三角積分調變器架構,透過TSMC 0.18μm製程實現。將超取樣率提高至128倍以提升解析度,同時加入了提早關閉時脈以降低通道電荷的注入影響。量測結果顯示,當操作在0.9V,10kHz頻寬範圍,超取樣率128倍的情況下,此三角積分調變器可達SNR 73.24 dB,SNDR 64.5 dB,動態範圍74.4 dB,整個調變器的功率為60.75μW。而在超取樣率64倍的情況下可達SNR 67.37 dB,SNDR 64.2 dB,動態範圍67 dB,整個調變器的功率為47.88μW。核心佈局面積為0.22mm2。
參考文獻
[1] Medical Instrumentation-Application and Design, John and G. Webster, Eds., Wiley, New York, 1998, pp. 258-259.
[2] International Technology Roadmap for Semiconductors (2001 Edition).
[3] Integrated Microsystems Enterpise (IME), http://www.enterprise.mtu.edu/im/index.html
[4] D. A. Johns, K. Martin, Analog Integrated Circuit Design, Wiley, 1997.
[5] J. Goes, N. Paulino, H. Pinto, R. Monteiro, Bruno Vaz, A. S. Garcao, “Low power low-voltage CMOS A/D sigma-delta modulator for bio-potential signals driven by a single-phase scheme” IEEE Transactions On Circuits And Systems, vol. 52, no.12, pp. 2595-2604, Dec 2005.
[6] C. C. Cutler, "Transmission Systems Employing Quantization," U.S. Patent 2,927,962, filed April 26, 1954, issued March 8, 1960.
[7] H. Inose, Y. Yasuda, and J. Murakami, "A Telemetering System by Code Modulation: Δ-Σ Modulation," IRE Transactions on Space Electronics Telemetry, Vol. SET-8, pp. 204-209, Sep 1962,.
[8] J. C. Candy and G. C. Temes, Oversampling Delta-Sigma Data Converters: Theory, Design and Simulation. Piscataway, NJ: IEEE Press,1992
[9] V. Peluso, P. Vancorenland, A. Marques, M. Steyaert, and W. Sansen, “A 900-mW low-power Delta-Sigma A/D converter with 77-dB dynamic range,” IEEE J. Solid-State Circuits, vol. 33, pp. 1887–1897, Dec.1998.
[10] J. Sauerbrey, T. Tille, D. Schmitt-Landsiedel, R.Thewes, “A 0.7V MOSFET-Only Switched-Opamp Modulator in Standard Digital CMOS Technology”, IEEE Journal of Solid-State Circuits, Vol. 37, No. 12,Dec 2002.
[11] G.-C. Ahn, D.-Y. Chang, M. E. Brown, N. Ozaki, H. Youra, K. Ya-mamura, K. Hamashita, K. Takasuka, G. C. Temes, and U. Moon, “A 0.6-V 82-dB delta-sigma audio ADC using switched-RC integrators,” IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2398–2407,Dec. 2005.
[12] J. Goes, B. Vaz, R.Monteiro, and N. Paulino, “A 0.9-V Delta-Sigma modulator with 80 dB SNDR and 83 dB DR using a single-phase technique,” in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp.74–75, Feb. 2006.
[13] K.-P. Pun, S. Chatterjee, and P. Kinget, “A 0.5-V 74-dB SNDR 25 kHz CT Delta-Sigma modulator with return-to-open DAC,” in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 72–73, Feb. 2006.
[14] G.Ahn, M.E.Brown, N.Ozaki, H.Yiura, K.Yamamura, K.Hamashita, K.Takasuka, G.C.Temes, “A 0.6V 82dB Delta-Sigma Audio ADC Usgin Switched-RC Integrators,” IEEE Journal of Solid-State Circuits, Vol.40 , No. 12, Dec 2005.
[15] Y. Hu; Z. Lu; Sawan, M.; “A low-voltage 38uW sigma-delta modulator dedicated to wireless signal recording applications,” Circuits and Systems, 2003.ISCAS ’03 Proceedings of the 2003 International Symposium on Volume 1, 25-28
[16] M. Dessouky and A. Kaiser, “Very low-voltage digital-audioSigmaDelta modulator with 88-dB dynamic range using local switch bootstrapping,” IEEE J. Solid-State Circuits, vol. 36, no. 3, pp. 349–355, Mar. 2001.
[17] J. Roh, S. Byun, Y. Choi, H. Roh, Y.-G. Kim, and J.-K. Kee, “A 0.9-V 60-uW 1-bit fourth-order delta-sigma modulator with 83-dB dynamic range,” IEEE J. Solid-State Circuits, vol. 43, no. 2, pp. 361–370, Feb.2008.
[18] L.Yao, Michael S.J.Steyaert, W.Sansen, “A 1v 140uW 88dB Audio Sigma-Delta Modulator in 90nm CMOS, ” IEEE Journal of Solid-State Circuits, Vol. 39, No. 11, Nov 2004.
[19] Y. Chae, I. Lee, and G. Han, “A 0.7-V 36-uW 85 dB-DR audio Delta-Sigma modulator using class-C inverter,” in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2008, pp. 490–491.
[20] Y. Chae and G. Han, “A low power sigma-delta modulator using class-C inverter,” in Symp. VLSI Circuits Dig., Jun. 2007, pp. 240–241.
[21] Y. Chae; M. Kwon; G. Han; “A 0.8-uW switched-capacitor sigma-delta modulator using a class-C inverter,” Circuits and Systems, 2004. ISCAS '04. Proceedings of the 2004 International Symposium on vol. 1, pp. I - 1152-5, 2004.
[22] S.Lee, C.Cheng, “A Low-Voltage and Low-Power Adaptive Switched Current Sigma-Delta ADC for Bio-Acquisition Microsystems,” Circuits and Systems I, Vol. 53, No.12,Dec 2006.
[23] S. Rabii and B. A. Wooley, The Design of Low-Voltage, Low-Power Sigma-Delta Modulators. Norwell, MA: KAP, 1999.
[24] B. DelSignore, D. Kerth, N. Sooch, anf E. Swansooon, “A Monolithic 20-B Delta-Sigma Modulator,” IEEE J. Solid-State Circuits, Vol. SC-29, pp.1311-1317.
[25] V. Peluso, “Design Of Low-Voltage Low-Power CMOS Delta-sigma A/D Converters”,Kulwer Academic Publishers, 1999.
[26] A.Baschirotto and R.Castello,A “1-V 1.8-MHz CMOS Switched-Opamp SC Filter with Rail-to-Rail Output Swing”IEEE Journal of Solid-State Circuits, Vol.32,No.12, pp1979-1986, Dec.1997..
[27] M. Waltari and K. Halonen, “Fully differential switched opamp with enhanced common mode feedback,” Electron. Lett., vol. 34, pp.2181–2182, 1998.
[28] C.-H. Wei and L.-H. Lu, “A 0.6-V delta-sigma ADC with 57-dB dynamic range,” IEEE VLSI-DAT, pp. 198-201, Apr. 2010
[29] R. Schreier, G.C Temes, “Understanding Delta-Sigma Data Converters,” Institute of Electrical and Electronics Engineers Inc, 2005.
[30] P. Malcovati, “Behavioral Modeling of Switched-Capacitor Sigma-Delta Modulators” Circuits and Systems I, vol. 50, Issue 3, pp.352 – 364, Mar 2003.
[31] A. Marques, V. Peluso, M. Steyaert, and W. Sanden, “Optimal parameters for delta-sigma modulator topologies,” IEEE Trans. Circuits System. II, vol.46, pp.359-369, Apr. 1999.
[32] M. Steyaert et al., “Switched-opamp, a technique for realizing full CMOS switched-capacitor filters at very low voltages,” in Proc. 19th Eur. Solid-State Circuits Conf., Sep. 1993, pp. 178–181.
[33] A. Abo and P. Gray, “A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter,” IEEE J. Solid-State Circuits, vol. 34, no.5, pp. 599–606, May 1999.
[34] A. Baschirotto, R. Castello, and F. Montecchi, “Design strategy for low-voltage SC circuits,” Electron. Lett., vol. 30, pp. 378–379, Mar.1994.
[35] V. Peluso, P. Vancorenland, M. Steyaert, and W. Sansen, “900 mV class AB OTA for switched opamp applications,” Electron. Lett., vol. 33, pp 1455–1456, Aug. 1997.
[36] X. Gou; Y. R. Li; J.Q. Chen; "A Low Power Low Voltage 16bit Audio Sigma-Delta Modulator". ISCAS: 3142 - 3145; 2009.
[37] S. R. Norsworthy, R. Schreier, and G. C. Temes, Delta-Sigma Data Converters: Theory, Design and Simulation, IEEE Press, 1997
[38] J. Sauerbrey and R. Thewes, “Ultra low voltage switched opamp DeltaSigmamodulator for portable applications,” in Proc. CICC, pp.35–38, 2001.
[39] Kunalan s/o Muthusamy, et al, “A 1-V 32-μW 13-Bit CMOS Sigma-Delta A/D Converter forBiobedical Application,” ASICON, p.207-210, OCT 2009
[40] K.Kiyoyama, et al, “A Low Current Consumption Delta-Sigma Modulator for Body-implanted Chip,” ISCAS, SEP 2006
[41] Vincent S. et al, “A 0.9 V 0.5 μW CMOS single-switched-op-amp signal-conditioning system for pacemaker applications,” ISSCC Dig. Tech. Papers, pp. 408-409, FEB. 2003