亞穩態特性與多級同步器設計｜國立清華大學博碩士論文庫

簡易檢索 / 詳目顯示

回結果列表

研究生：	徐維旻 Hsu, Wei-Min
論文名稱：	亞穩態特性與多級同步器設計 Metastability characterization and multi-stage synchronizer design
指導教授：	張彌彰 Chang, Mi-Chang
口試委員:	馬席彬 Ma, Hsi-Pin 郭治群 Guo, Jyh-Chyurn
學位類別：	碩士 Master
系所名稱：	電機資訊學院 - 電機工程學系 Department of Electrical Engineering
論文出版年：	2014
畢業學年度：	102
語文別：	英文
論文頁數：	81
中文關鍵詞：	亞穩態、同步器、平均故障間隔時間、製程縮放、最佳化
外文關鍵詞：	metastability, synchronizer, mean-time-between-failure (MTBF), technology scaling, optimization
相關次數：	點閱：3 下載：0
分享至:	分享至facebook 分享至twitter

查詢本校圖書館目錄查詢臺灣博碩士論文知識加值系統勘誤回報

隨著半導體技術不斷的發展，在單一晶片上可以放置大量的電晶體，進而更複雜的功能就可以被實現。在一個晶片上實現這些複雜系統的一個發展趨勢是將系統分割成很多的子系統，每個子系統可以分別擁有各自不同的電源，不同的時脈頻率，以節省功率消耗並同時保持性能。因此，現今大型的數位電路中，資料在不同的時脈區域之間傳輸已經是一種常態。當非同步的資料 (來自不同時脈區域) 到達的時間是在暫存器的設置-保持(setup-hold)窗口之間時，數據便不能可靠的被接收。因此，就會有可靠度的問題。同步器經常被增加在不同的時脈區域之間用來優化數據傳輸的錯誤。
我們研究的同步器電路通常是由多級數的暫存器所組成，而且我們利用暫存器的參數來表徵平均故障間隔時間(MTBF)。我們發現平均故障間隔時間是由最後一級暫存器的解析時間常數(resolution time)所決定，而且不論這個同步器級數的多寡。廣泛的模擬包含不同的製程、提供的電壓、溫度還有佈局後的模擬和不同世代的製程技術，都證實了這一個發現。基於這一個發現，我們可以優化同步器的設計以增加平均故障間隔時間，同時降低功率消耗或晶片的面積。我們採用的是TSMC 65LP的製程，我們已經觀察到功率消耗可以降低20%，同時保持相同的平均故障間隔時間，或者減少12%的面積在單一三級的混合型同步器電路當中。這個原理可以應用於任何未來的同步器設計。

As the semiconductor technology continue to evolve, large number of transistors can be placed onto a single chip, and thus more complex functions can be implemented. A trend in implementing these complex systems on a chip is to divide the system into subsystems that each subsystem can have different power supply values and different clock frequencies to save power while maintaining the performance. Therefore, data transfer between different clock domains is becoming a norm in today’s large digital IC’s. When the asynchronous data (from different clock domain) arrives within the register’s setup-hold window, the data cannot be reliability received. And thus, it would cause a reliability issue. Synchronizers are usually added in between different domains to minimize data transfer errors.
We investigate the synchronizer circuits, which usually consist of multi-stage registers, and characterize the mean-time-between-failure (MTBF) as a function of register’s parameters. We find that the MTBF is dominated by the resolution time constant of the last stage register, no matter how many stages in the synchronizer. Extensive simulations that include corner conditions, post-layout simulation and different technology generations, all confirm this finding. With this finding, we can optimize the synchronizer design to increase MTBF while reducing power consumptions or area. Using TSMC 65LP technology, we have observed 20% power reduction while maintaining similar MTBF or 12% area reduction in a three stage mixed type synchronizer. This principle can be applied to any future synchronizer design.

中文摘要    i
Abstract    ii
誌謝    iii
Content    iv
List of Tables    ix
Chapter 1    Introduction    1
1    Background    1
2    Motivation    2
3    Thesis Organization    4
Chapter 2    Metastability    5
1    Definition of Metastability    5
2    Metastable Event Generation    7
2.1    Flip flop timing constrains    7
2.2    Metastable behavior    10
3    Metastable Properties    11
3.1    Regenerative time constant    12
3.2    Metastable window Tw    15
3.3    Mean time between failure    16
4    Related Works of Measurement    17
4.1    On-chip measurements    18
4.2    Shorting node method    20
5    Synchronizer    21
6    Summary    24
Chapter 3    Proposed Characterization Method    26
1    Proposed simulation method    26
1.1    The non-ideal effect    29
1.2    Synchronizer simulation    35
2    Effective metastable parameters of conventional synchronizer    37
3    Effective metastable parameters of mixed type synchronizer    41
4    Comparison with existing model    45
4.1    MTBF analysis of conventional synchronizer    46
4.2    MTBF analysis of mixed type synchronizer    48
5    Technology scaling effect    50
Chapter 4    Synchronizer Optimization and Verification    53
1    Synchronizer optimization    53
1.1    Theory of minimizing resolution time constant    54
1.2    Optimization of τ and average power    56
1.3    Comparison of mixed type and conventional synchronizer    58
2    PVT analysis    61
3    Post-layout simulation of flip-flop    64
3.1    Post-simulation of delay time    64
3.2    Post-simulation of τ    66
3.3    Layout effect    67
4    Post-layout simulation of mixed type synchronizer    70
4.1    TT, FF and SS corners    70
4.2    SF and FS corners    73
Chapter 5    Conclusion and Future Works    76
1    Conclusion    76
2    Future works    78
Reference    79

                                

[1] G. E. Moore, "No exponential is forever: but "Forever" can be delayed! [semiconductor industry]," in Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International, 2003, pp. 20-23 vol.1.

[2] K. Y. Yun and A. E. Dooply, "Pausible clocking-based heterogeneous systems," Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol. 7, pp. 482-488, 1999.

[3] S. Beer, R. Ginosar, M. Priel, R. Dobkin, and A. Kolodny, "The devolution of synchronizers," in Electrical and Electronics Engineers in Israel (IEEEI), 2010 IEEE 26th Convention of, 2010, pp. 000114-000118.

[4] D. Haliday, R. Rensnick, and J. Walker, Fundamentals of Physics, Second ed. New York, 1981.

[5] D. Chen, D. Singh, J. Chromczak, D. Lewis, R. Fung, D. Neto, et al., "A Comprehensive Approach to Modeling, Characterizing and Optimizing for Metastability in FPGAs," presented at the FPGA'10, Monterey, California, USA, 2010.

[6] H. J. M. Veendrick, "The behaviour of flip-flops used as synchronizers and prediction of their failure rate," Solid-State Circuits, IEEE Journal of, vol. 15, pp. 169-176, 1980.

[7] S. T. Flannagan, "Synchronization reliability in CMOS technology," Solid-State Circuits, IEEE Journal of, vol. 20, pp. 880-882, 1985.

[8] J. U. Horstmann, H. W. Eichel, and R. L. Coates, "Metastability behavior of CMOS ASIC flip-flops in theory and test," Solid-State Circuits, IEEE Journal of, vol. 24, pp. 146-157, 1989.

[9] L. Portmann, T. H. Meng, x, and Y, "Metastability in CMOS library elements in reduced supply and technology scaled applications," Solid-State Circuits, IEEE Journal of, vol. 30, pp. 39-46, 1995.

[10] I. W. Jones, Y. Suwen, and M. Greenstreet, "Synchronizer Behavior and Analysis," in Asynchronous Circuits and Systems, 2009. ASYNC '09. 15th IEEE Symposium on, 2009, pp. 117-126.

[11] R. Ginosar, "Metastability and Synchronizers: A Tutorial," Design & Test of Computers, IEEE, vol. 28, pp. 23-35, 2011.

[12] D. J. Kinniment and J. V. Woods, "Synchronisation and arbitration circuits in digital systems," Electrical Engineers, Proceedings of the Institution of, vol. 123, pp. 961-966, 1976.

[13] C. Dike and E. Burton, "Miller and noise effects in a synchronizing flip-flop," Solid-State Circuits, IEEE Journal of, vol. 34, pp. 849-855, 1999.

[14] J. Jex and C. Dike, "A fast resolving BiNMOS synchronizer for parallel processor interconnect," Solid-State Circuits, IEEE Journal of, vol. 30, pp. 133-139, 1995.

[15] D. Kinniment, K. Heron, and G. Russell, "Measuring deep metastability," in Asynchronous Circuits and Systems, 2006. 12th IEEE International Symposium on, 2006, pp. 10 pp.-11.

[16] D. J. Kinniment, C. E. Dike, K. Heron, G. Russell, and A. V. Yakovlev, "Measuring Deep Metastability and Its Effect on Synchronizer Performance," Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol. 15, pp. 1028-1039, 2007.

[17] B. M. Rogina and B. Vojnovic, "Metastability evaluation method by propagation delay distribution measurement," in Test Symposium, 1995., Proceedings of the Fourth Asian, 1995, pp. 40-44.

[18] A. S. Patharkar, V. E. Khetade, S. S. Limaye, A. S. Bhopale, and A. S. Patharkar, "Analysis of Synchronizer, Data Loss and Occurrence of Metastability," in Electronic Systems, Signal Processing and Computing Technologies (ICESC), 2014 International Conference on, 2014, pp. 392-397.

[19] S. Beer and R. Ginosar, "A new 65nm LP metastability measurment test circuit," in Electrical & Electronics Engineers in Israel (IEEEI), 2012 IEEE 27th Convention of, 2012, pp. 1-4.

[20] W. Xiaoxiao, D. Tran, S. George, L. Winemberg, N. Ahmed, S. Palosh, et al., "Radic: A standard-cell-based sensor for on-chip aging and flip-flop metastability measurements," in Test Conference (ITC), 2012 IEEE International, 2012, pp. 1-9.

[21] S. Beer and R. Ginosar, "An extended metastability simulation method; Extended node short simulation (ENSS)," in Electrical & Electronics Engineers in Israel (IEEEI), 2012 IEEE 27th Convention of, 2012, pp. 1-4.

[22] S. Beer, J. Cox, T. Chaney, and D. M. Zar, "MTBF Bounds for Multistage Synchronizers," in Asynchronous Circuits and Systems (ASYNC), 2013 IEEE 19th International Symposium on, 2013, pp. 158-165.

[23] S. Beer, R. Ginosar, R. Dobkin, and Y. Weizman, "MTBF Estimation in Coherent Clock Domains," in Asynchronous Circuits and Systems (ASYNC), 2013 IEEE 19th International Symposium on, 2013, pp. 166-173.

[24] C. Myers, E. Mercer, and H. Jacobson, "Verifying synchronization srategies," in Formal Methods for Globally Asynchronous Locally Synchronous (GALS) Architecture2003.

[25] S. Beer and R. Ginosar, "Eleven Ways to Boost Your Synchronizer," Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol. PP, pp. 1-1, 2014.

全文公開日期本全文未授權公開 (校內網路)
全文公開日期本全文未授權公開 (校外網路)

簡易檢索 / 詳目顯示

相關論文