在軍用頻段中，35 GHz是常使用的頻率，常用於飛彈與雷達系統。此外，在無線通訊領域中，使用天線陣列所得到的訊雜比，會比起僅用單一天線要來得好，主要是因為天線陣列中每根天線在接收或發射的訊號可以有相位差異，藉由這些資訊交由後端數位訊號處理，能夠達到提升訊雜比的目的。

　　本論文提出一個操作在35 GHz具可調變相位功能之鎖相迴路，在壓控振盪器的部份，加入了自我注入的機制，以降低振盪器本身的相位雜訊，因為操作頻率相當高，因此第一級除頻器使用了注入鎖定式除頻器，接著在降頻後，將一組正交訊號輸入兩個可調增益放大器(PGA)中，藉由調整增益，並利用三角函數之和角公式的概念，達到輸出訊號可調整相位之功能。另外在輸入端部份，參考訊號可由訊號產生器或另一顆具三角積分調變功能之鎖相迴路提供，若由後者提供，可再增加相位雜訊之表現。

　　本文共分五章，第一章主要介紹研究動機及背景；第二章主要在分析鎖相迴路之架構、內部各子電路的操作原理以及對於雜訊議題的討論；第三章對於本論文所提出的具可調變相位功能三百五十億赫茲鎖相迴路作介紹，包括選用架構及所應用之原理推導；第四章則是呈現軟體的模擬的結果，並做討論；最後第五章作總結，對整篇論文做一個結論，並歸納出未來展望。

In the military band, frequency of 35 GHz is commonly used in missile and radar systems. Additionally, In wireless communications, the use of an antenna array have a better SNR than a single antenna since each of the antennas in an antenna array at the receiver or transmitter can have a phase difference between the signals. We can achieve the purpose to enhance the SNR by referring the information to the back-end digital signal processing.

This thesis presents a phase-locked loop with phase rotated function operating at 35 GHz . We joined a sub-injection architecture in VCO to reduce the phase noise of the oscillator itself. The first stage divider is using injection locking frequency divider. After underclocking, we give a set of orthogonal signal into two programmable gain amplifier(PGA). It can adjust the phase of the output signal by adjusting the gain of PGA and using some trigonometric function. Furthermore, the reference signal can be generated by pulse generator or another PLL which is equipped with delta-sigma modulation function. The latter can further increase phase noise performance.

This paper is organized into five chapters, the first chapter introduces the research motivation and background; second chapter is the analysis of phase-locked loop structure , the internal operation of each sub-circuit principle ,and some noise issues for discussion; the third chapter for this thesis presented with phase-locked loop with phase rotated function operating at 35 GHz be introduced, including the selection of the structure and the derivation of the application principle ;fourth chapter is to present the results of the simulation , and do some discuss; final chapter as a summary of the entire thesis to make a conclusion, and summarize the future outlook.

[1] A. Ali and J. L. Tham, “A 900-MHz frequency synthesizer with integrated LC voltage-controlled oscillator,” in ISSCC Dig. Tech. Papers, pp. 390–391, Feb. 1996
[2] P. Mayr , C. Weyers and U. Langmann "90 GHz 65 nm CMOS injection-locked
frequency divider" in ISSCC Dig. Tech. Papers, pp.198 -199. Feb. 2007
[3] J. Lee, H. Wang, W. Chen, and Y. Lee, “Subharmonically injectionlocked PLLs for ultra-low-noise clock generation,” in ISSCC Dig. Tech. Papers, pp. 92–93. Feb. 2009
[4] Y. C. Huang and S. I. Liu, “A 2.4GHz sub-harmonically Injection-Locked PLL
with self- calibrated injection timing,” in ISSCC Dig. Tech. Papers, pp. 338-340,
Feb. 2012
[5] I-T. Lee, Y.-J. Chen, S.-I. Liu, C.-P. Jou, F.-L. Hsueh, and H.-H. Hsieh, “A divider-less sub-harmonically injection-locked PLL with self-adjusted injection timing ” in ISSCC Dig. Tech. Papers , pp. 414-415, Feb. 2013
[6] H. R. Rategh and T. H. Lee, “Superharmonic injection-locked frequency dividers,” IEEE J. Solid-State Circuits, vol. 34, pp. 813–821, June 1999.
[7] P. Andreani, A. Bonfanti, L. Romanò, and C. Samori, “Analysis and design of a 1.8-GHz CMOS LC quadrature VCO,” IEEE J. Solid-State Circuits, vol. 37, pp. 1737–1747, Dec. 2002.
[8] S. Verma, H. R. Rategh, and T. H. Lee, “A unified model for injection-locked frequency dividers,” IEEE J. Solid-State Circuits, vol. 38, pp. 1015–1027, June 2003.
[9] J. Lee and B. Razavi, “A 40-GHz frequency divider in 0.18-um CMOS technology,” IEEE J. Solid-State Circuits, vol. 39, no. 4, pp. 594–601, Apr. 2004.
[10] A. Mazzanti, P. Uggetti, and F. Svelto, “Analysis and design of injection-locked LC dividers for quadrature generation,” IEEE J. Solid-State Circuits, vol. 39, no. 9, pp. 1425–1433, Sep. 2004.
[11] L. C. Cho, C. Lee and S. I. Liu, “A 1.2-V 37–38.5-GHz Eight-Phase Clock
Generator in 0.13-μm CMOS Technology,” IEEE J. Solid-State Circuits, vol.42, no. 6, pp. 1261-1270, June 2007.
[12] J. Lee and H. Wang, “Study of subharmonically injection-locked PLLs,” IEEE J. Solid-State Circuits, vol. 44, pp. 1539–1553, May 2009.
[13] Z. Huang , C. Wu and B. Huang "Design of 24-GHz 0.8-V 1.51-mW coupling current-mode injection-locked frequency divider with wide locking range", IEEE Trans. Microw. Theory Tech., vol. 57, no. 8, pp.1948 -1958, 2009
[14] R. Nonis, E. Palumbo, P. Palestri, and L. Selmi, “A design methodology for MOS current-mode logic frequency dividers,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 2, pp. 245–254, Feb. 2007.
[15] RHEE,~.: ‘Design of high performance CMOS charge pumps in phase locked loop’. Proc. IEEE Int. Symp. Circuits and Systems, 1999, Vol. 1, pp. 545-548
[16] A. Mirzaei, M. E. Heidari, and A. A. Abidi, “Analysis of oscillators locked by large injection signals: Generalized Adler’s quation and geometrical interpretation,” in Proc. IEEE Custom Integrated Circuits Conf. (CICC), 2006, pp. 737–740.
[17] R. Adler, “A study of locking phenomena in oscillators,” Proc. IEEE,
vol. 61, pp. 1380–1385, Oct. 1973.
[18] W.-S. Chang , K.-W. Tan and S.-H. Hsu "A 56.5–72.2 Ghz transformer-injectionMiller frequency divider in 1.3-um CMOS", IEEE Microw. WirelessCompon. Lett., vol. 20, no. 7, pp.393 -395 2010
[19] 高曜煌, 射頻鎖相迴路IC設計, 滄海書局, 2005
[20] 劉深淵, 楊清淵, 鎖相迴路, 滄海書局, 2006
[21] Behzad Razavi, Design of analog CMOS integrated circuits, 2001