隨著資料路徑越來越多的應用及越來越高的複雜度，一個適合資料路徑的設計流程已經成為整個設計流程中很重要的一個部份。
在這篇論文中提出了一個整合的，反覆的設計流程來減少設計中的總繞線長度。我們將這個問題分成三個部份：合成，擺置及佈局。

為了有效地產生規律的線路圖，我們提出一個混合合成的方法，能夠有效地來保留住原設計中最多的規律性。

而在佈局階段及擺置階段，我們利用分析合成完的設計中的接線情形來選擇最適當的擺置方式。

對於資料路徑及控制邏輯混合的設計，我們提出一個有效的整合的設計流程，將設計由硬體描述的程式直接得到最後的線路圖。

實驗結果顯示，我們的設計流程可以有效地針對資料路徑減少總繞線長度，而未來的工作則可以放在如何快速有效地選擇一個合成的方式，己減少整個流程所需要花費的時間。

As the growth of design complexity and usage of datapath, the design flow for datapath has become important part of a whole design flow. This paper presents an integrated and iterative design flow to minimize the total wire length of a datapath.
We divide the problem into three phases: synthesis, floorplan and placement. In order to generate regular layout, we present mixed synthesis option method for preserving regularity of design. In floorplan and placement phases, we analyze the connections of each datapath module to get proper placement option. For datapath and control logic mixed design, we also present an integrated design flow from RTL code to layout.

1. R. X. T. Nijssen and C. A. J. van Eijk, "Regular Laypout Generation of Logically Optimized Datapaths," in International Symposium on Physical Design(ISPD), pp. 42-47, April 1997.
2. Paolo Ienne and Alexander Griebing, "Pratical Experiences with Standard-Cell Based Datapath Design Tools : Do You Really Need Regular Layouts? ," in 35th Design Automation Conference, pp. 396-401, June 1998.
3. Srinivasa R. Arikati and Ravi Varadarajan, "A Signature Based approach to Regularity Extraction,", pp. 542-545, Nov. 1997.
4. Amit Chowdhary, Sudhakar Kale, Phani Saripella, Naresh Sehgal
and Rajesh Gupta, "A General Approach for Regularity Extraction in Datapath Circuits," in Proc. of Int. Conf. of Computer-Aid Design, pp. 332-339, Nov. 1998.
5. Raymond X. T. Nijssen and Jonchen A. G. Jess, "Two-Dimensional Datapath Regularity Extraction," in Workshop notes of the 5th ACM/SIGDA Physical Design Workshop, pp. 110-117, 1996.
6. NaveenBuddi, Malgorzata Chrzanowska-Jeske, Charles L.Saxe
and Vince Ast, "Layout Synthesis for Datapath Designs," in
32nd Design Automation Conference, pp. 86-90, June 1995.
7. L. L. Larmore, D. D. Gajski and A. C.-H. Wu, "Layout Placement for Sliced Architecture," in IEEE Transactions on Computer-Aided Design, vol. 11, no. 1, pp. 102-114, Jan. 1992.
8. D. Sreenivasa Rao and Fadi J. Kurdahi, "On Clustering for Maximal Regularity Extraction," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,
, vol. 12, no. 8, pp. 1198 - 1208, Aug. 1993.
9. Daniel Brand, Anthony Drumm, Sandip Kundu and Prakash Narain,
"Incremental Synthesis," in Proc. of Int. Conf. of Computer-Aid Design, pp. 14 - 18, Nov. 1994.
10. Y.-W. Tsay and Y.-L. Lin, "A Row-Based Cell Placement Method that utilizes circuit structural properties," in IEEE Transactions on Computer Aided Design, vol. 14, no. 3, pp. 393 - 397, March 1995.
11. "Mustang User Guide", Arcadia Design Systems, Inc., version 3.1, Oct. 1999.