本篇論文主要分為寫入與抹除兩部份來討論。
寫入重點放在新方法的最佳化與改良，主要是利用源極和汲極做入射與收集動作，以期操作偏壓可以下降但卻仍保有一定速度，但這種方法缺點在於需要一個額外的外部電路提供所需的入射與收集的波形。分別比較速度，可靠度等電性量測及分析，再者用2D元件模擬軟體Medici作一驗証，了解此法運作的過程與物理機制。
至於抹除方面則是著重於穿隧效應所帶來影響的討論，與元件不對稱對抹除速度、可度的作用，以期找到更快更合適的抹除方法與條件。

[1] Zhizheng Liu and T.P. Ma, ”A New Programming Technique for Flash Memory Device” VLSI Technology, Systems, and Applications, Page(s):195 – 198 (1999)
[2] N. Tsuji, N. Ajika, K. Yuzuriha, Y.Kunori, M. Hatannaka, and H. Miyoshi, ”New Erase Scheme for DINOR Flash Memory”, IEEE Electron Devices Meeting, Technical Digest, Page(s):53 - 56 (1994)
[3] Chun Chen,Zhi-Zheng Liu and T.P. Ma ,”Analysis of Enhanced Hot-Carrier Effects in Scaled Flash Memory Device”, IEEE Electron Devices, Volume 45, Issue 7 Page(s):1524 – 1530(1998)
[4] Zhizheng Liu and T.P. Ma , ”A Low Voltage Erase Technique for DINOR Flash Memory Devices ” , VLSI Technology, Digest of Technical Papers, Page(s):17 - 18 (1999)
[5] Liyang Pan, Jun Zhu, Zhihong Liu, Ying Zeng, and Jianzhao Liu, “Novel Self-Convergent Programming Method Using Source-Induced Band-to –Band Hot Electron Injection” ,IEEE Electron Device Letters, Volume 23, Issue 11, Page(s):652 – 654(2002)
[6] Yao-Wen Chang, Tao-Cheng Lu, Sam Pan , and Chih-Yuan Lu, “Modeling for the 2nd-Bit Effect of a Nitride-Based Trapping Storage Flash EEPROM Cell Under Two-Bit Operation”, IEEE Electron Device Letters, Volume 25, Issue 2, Page(s):95 – 97(2004)
[7] W.J. Tsai, N.K. Zous, C.J. Liu, C.C. Liu, C.H. Chen, Tahui wang ,Sam Pan and Chih-Yuan Lu, “Data Retention Behavior of a SONOS Type Two-Bit Storage Flash Memory Cell”, IEEE Electron Devices Meeting, Page(s):32.6.1 - 32.6.4(2001)
[8] Boaz Eitan , Ilan Bloom, Efraim Aloni, Aviv Frommer, and David Finzi , “NROM：A Novel Localized Trapping, 2-Bit nonvolatile Memory Cell” , IEEE Electron Device Letters, Vol. 21, No. 11, Page(s):543 – 545(2000)
[9] Min-hwa Chi, Chih-Ming Chen, Chih-Wei Hung, and Yu-Hsiung Wang, “A New Self-Convergent Programming and Erase Tightering by Substrate-Hot-Electron Injection for ETOX Cells in triple-Well”, Proc. Of IEEE , V.85, No.8, P.1248(1999)
[10] J.D Bude,M. Mastrapasqua,M.R. Pinto.R.W. Grtgor, “Secondary Electron Flash-a High Performance Low Power Flash Technology for 0.35 and below”, IEEE Electron Devices Meeting, Technical Digest., Page(s):279 - 282 (1997)
[11] Chung, S.S.; Liaw, S.T.; Yih, C.M.; Ho, Z.H.; Lin, C.J.; Kuo, D.S.; Liang, M.S , “N-channel versus p-channel flash EEPROM-which one has better reliabilities”, IEEE Reliability Physics Symposium Proceedings ,Page(s):67 – 72(2001)
[12] Wen-Jer Tsai,Chih Chieh Yeh,Nian Kai Zous, Chen Chin Liu, Shihu-Keng CHo,Tahui Wan “Positive Oxide Charge-Enhanced Read Disturb in a Localized Trapping Storage Flash Memory Cell”, IEEE Electron Devices, Volume 51, Issue 3, Page(s):434 – 439(2004)
[13] K. Tamer San, Cetin Kaya , David K. Y. Liu, Tso-Ping Ma, “A New Technique for Determining the Capacitive coupling Coefficients in Flash EPROM’s”, IEEE Electron Device Letters, Page(s):328 – 331(1992)
[14] Jong T. Park, Jeoung Y. Chun, Han K. Kim , Sung J. Jang , and Chong G. Yu,” New Programming and Erasing Schemes for P-Channel Flash Memory”, IEEE Electron Device Letters VOL. 21., Page(s):491 – 493.(2000)
[15] Deluup R. Nair, S. Mahapater , S Shukun and J. Bude ,”Multi-level Programming of NOR Flash EEPROMs by CHISEL Mechanism”, IEEE International Reliability Physics Symposium Proceedings, Page(s):635 – 636. (2004)
[16] J.D. Bude ,Masterpasqua,M.R. Pinto , R.W. Gregor, “ CHISEL Flash EEPROM Part1 Performance and Scaling”, IEEE Electron Device Letters , VOL.49,NO.7 Page(s):1296 – 1301.(2002)
[17] Souvik Mahapatta , S. Shuuri, and Jeff Bude ” CHISEL Flash EEPROM Part 2 reliability” ,IEEE Electron Device Letters , VOL.49,NO.7, Page(s):1302 – 1307. (2002)
[18] T. P. Ma and P. V. Dressendorfer,“Ionizing Radiation Effects in MOS,Devices and Circuits,” Circuits, Devices and Systems, IEE Proceedings G,Volume 139, Issue 3, Page(s):287 – 294(2000)
[19] P. Heremans, R. Bellens, G. Groeseneken, and H. E. Maes, ”Consistent Model for the Hot-Carrier Degradation in N-Channel and P-Channel MOSFET’s,”, IEEE Electron Device Letters, Vol.35,p.2194-2209(1998)
[20] Haddad, C. Chang, B. Swaminathan and J.Lien, “Degradation Due to Hole Trapping in Flash Memory Cells”, IEEE Electron Device Letters, Vol.10, NO3. P.117-119(1989)
[21] Cappeletti, R. Bez, D. Cantarelli and L. Fratin,”Failure Mechanisms of Flash Cell in Program/Erase Cycling”, International Electron Devices Meeting,P.291-295(1994)
[22] Danny P. Suum, Craing T. Swift, Jack M. Higman, William J. Taylor, K.T. Chang, K.M. Chang and John R. Yeargain ”A Novel Band-To-Band Tunneling Induced Convergence Mechanism for Low Current, High Density Flash EEPROM Applications”, International Electron Devices Meeting,P.41-45(1998)
[23] Kemal Tamer San ,”Hot-Carrier Effects in Flash Erasable Programmable Read-Only Memory Devices”, Thesis Yale university(1994)
[24] Chun-Yuan Lo ,”A New Programming Method for Flash Memory Cell and Simulation Analysis”, 國立清華大學碩士論文(2003)