摘要
傳統上，我們希望一個電路能夠完全執行正確，沒有任何錯誤發生。然而，對於一些可容忍錯誤的應用，如：影像處理，100%的正確性也許不是必需的。一項有趣的研究指出，如果可以不追求100%的正確性，則可以在能量消耗上獲得大量的好處，此種電路稱為機率性布林邏輯電路。近年來，機率性布林邏輯電路已被提出，然而，並沒有人任何的能量最佳化的演算法被提出來。因此在這篇論文中我們提出了一些策略結合之前的正確性分析而成針對機率性布林電路的能量最佳化演算法。實驗結果顯示在正確性是90%的限制底下，在IWLS2005的測資上可以達到平均31.67%的功率-延遲乘積。最後我們也示範了一些實際上的應用。

[1] R. S. Asamwar, K. Bhurchandi, and A. S. Gandhi, \Successive image interpolation using
lifting scheme approach," Journal of Computer Science, vol. 6, pp. 969-978, 2010.
[2] K. Binder, and D. W. Heermann, \Monte Carlo methods in statistical physics," Berlin:
Springer-Verl, 1988.
[3] C. M. Bishop, \Pattern Recognition and Machine Learning," Springer, 2006.
[4] F. Brglez, \On testability of combinational networks," in Proc. Int Symp. Circuits and Sys-
tems, pp. 221-225, 1984.
[5] L. N. Chakrapani, B. E. S. Akgul, S. Cheemalavagu, P. Korkmaz, K. V. Palem, and B.
Seshasayee, \Ultra ecient embedded SoC architectures based on probabilistic CMOS tech-
nology," in Proc. DATE, pp. 1110-1115, 2006.
[6] L. N. B. Chakrapani, and K. V. Palem, \A probabilistic Boolean logic and its meaning,"
Technical Report of Department of CS, Rice University, 2008.
[7] L. N. B. Chakrapani, \Probabilistic Boolean logic, arithmetic and architectures," Ph.D Dis-
sertation, Georgia Tech., 2008,
[8] L. N. B. Chakrapani, J. George, B. Marr, B. E. S. Akgul, and K. V. Palem, \Probabilistic
design: A survey of probabilistic CMOS technology and future directions for terascale IC
design," in VLSI-SoC: Research Trends in VLSI and Systems on Chip,, vol. 249, pp. 101-
118, Springer Boston, 2008.
[9] L. N. B. Chakrapani, K. K. Muntimadugu, A. Lingamneni, J. George, and K. V. Palem,
\Highly energy and performance ecient embedded computing through approximately cor-
rect arithmetic: A mathematical foundation and preliminary experimental validation," in
Proc. of the IEEE/ACM Intl. Conf. on Compilers, Architecture, and Synthesis of Embedded
Systems, pp. 187-196, 2008.
[10] S. C. Chang, W. B. Jone, and S. S. Chang, \TAIR: testability analysis by implication rea-
soning," IEEE TCAD, vol. 19, pp. 152-160, 2000.
[11] S. Cheemalavagu, P. Korkmaz, and K. V. Palem, \Ultra low-energy computing via probabilis-
tic algorithms and devices: CMOS device primitives and the energy-probability relationship,"
in Proc. of the Intl. Conference on Solid State Devices and Materials, pp. 402-403, 2004.
[12] S. Cheemalavagu, P. Korkmaz, K. V. Palem, B. E. S. Akgul, and L. N. Chakrapani, \A
probabilistic CMOS switch and its realization by exploiting noise," in Proc. VLSI-SoC, pp.
452-457, 2005.
[13] M. R. Choudhury, and K. Mohanram, \Reliability analysis of logic circuits," IEEE TCAD,
vol. 28, no. 3, pp. 392-405, 2009.
[14] C. C. Chiou, C. Y. Wang, and Y. C. Chen, \A Statistic-based approach to testability analy-
sis," in Proc. ISQED, pp. 267-270, 2008.
[15] W. G. Cochran, \The distribution of quadratic forms in a normal system, with applications to
the analysis of covariance," in Proc. of the Cambridge Philosophical Society, vol. 30, 178-191,
1934.
[16] J. George, B. Marr, B. E. S. Akgul, and K. V. Palem, \Probabilistic arithmetic and energy
ecient embedded signal processing," in Proc. of the IEEE/ACM Intl. Conf. on Compilers,
Architecture, and Synthesis for Embedded Systems, pp. 158{168, 2006.
[17] L. H. Goldstein, \Controllability/observability analysis of digital circuits," IEEE TCAS, vol.
CAS-26, pp. 685-693, 1979.
[18] V. Gupta, D. Mohapatra, S. P. Park; A. Raghunathan, K. Roy, \IMPACT: IMPrecise adders
for low-power approximate computing," in Proc. Int. Symposium on Low Power Electronics
and Design, pp. 409-414, 2011.
[19] ITRS, \International technology roadmap for semiconductors," 2007.
[20] N. L. Johnson, S. Kotz, and N. Balakrishnan, \Continuous Univariate Distributions", Wiley
1995.
[21] M. Keating, D. Flynn, R. Aitken, A. Gibbons, and K. Shi, \Low power methodology manual:
for system-on-chip design," Springer, 2007.
[22] S. W. Keckler, K. Olukotun, and H. P. Hofstee, \Multicore processors and systems," Springer,
2009.
[23] P. Korkmaz, B. E. S. Akgul, K. V. Palem, and L. N. Chakrapani, \Advocating noise as an
agent for ultra-low energy computing: Probabilistic CMOS devices and their characteristics,"
Japanese Journal of Applied Physics, SSDM Special Issue Part 1, pp. 3307-3316, 2006.
[24] S. Krishnaswamy, G. F. Viamontes, I. L. Markov, and J. P. Hayes, \Probabilistic transfer
matrices in symbolic reliability analysis of logic circuits," ACM TODAES, vol. 13, no. 1,
article 8, 2008.
[25] R. V. Hogg, J. Mckean, and A. T. Craig, \Introduction to mathematical statistics," Pearson,
2012.
[26] I. R. Miller, J. E.Freund, and R. Johnson, \Probability and statistics for engineers," Engle-
wood Clis, NJ: Prentice Hall, 1990.
[27] J. Miao, A. Gerstlauer, and M. Orshansky, \Approximate logic synthesis under general error
magnitude and frequency constraints," in Proc. ICCAD, pp.779-786, 2013.
[28] C. Piguet, \Low-power CMOS circuits: technology, logic design and CAD tools," CRC Press,
2006.
[29] D. Shin and S. K. Gupta, \A new circuit simplication method for error tolerant applica-
tions," in Proc. Design, Automation and Test in Europe, pp.1-6, 2011.
[30] A. J. Strecok, \On the calculation of the inverse of the error function, mathematics of com-
putation," Mathematics of Computation, vol. 22, no. 101, pp. 144-158, 1968.
[31] S. Venkataramani, A. Sabne, V. Kozhikkottu, K. Roy, and A. Raghunathan, \SALSA: sys-
tematic logic synthesis of approximate circuits," in Proc. Design Automation Conference, pp.
796-801, 2012.
[32] S. Venkataramani, K. Roy, and A. Raghunathan, \Substitute-and-simplify: A unied design
paradigm for approximate and quality congurable circuits," in Proc. DATE, pp. 1367-1372,
2013.
[33] D. T. Wang, \An algorithm for the generation of test sets for combinational logic network,"
IEEE Trans. Comput., Vol. C-24, No. 7, pp. 742-746, 1975.
[34] Predictive Technology Model, http://ptm.asu.edu/
[35] http://iwls.org/iwls2005/benchmarks.html
[36] http://www.intel.com/go/terascale/
[37] Synopsys Design Compiler, http://www.synopsys.com/
[38] Synopsys HSPICE, http://www.synopsys.com/
[39] Synopsys Liberty NCX, http://www.synopsys.com/