精簡指令集處理器是一種 load-store 的架構，所有的運算都是在暫存器中完成的，當我們需要做資料的運算時，我們必須先從記憶體中將資料搬到暫存器裡，然後才可以做資料的運算處理，當我們完成資料的運算後，我們也需要將運算結果存回記憶體中。事實上，訊號處理的應用程式需要大量的資料計算，所以它會花費很多系統資源來做資料的搬移以及資料的運算。因此在精簡指令集處理器的架構下，訊號處理的應用程式很難有好的執行效能。所以針對這一類的應用程式，就必須提供一個有效率的處理平台，來達到應用程式本身所需的要求。因為有很多的微處理器都是精簡指令集處理器架構，例如: SPARC, MIPS, PowerPC和ARM ，所以我們將只專注在某一種微處理器。除此之外，很多的訊號處理應用程式都對大量的資料運算有很高的要求，例如 : G.729 編/解碼器 和 MP3 編/解碼器，所以我們也將只專注在某一種訊號處理應用程式。在這篇論文中，我們將採用ARM這個微處理器以及使用 MP3這個解碼器程式。此外，訊號處理的應用程式很難在傳統的精簡指令集處理器架構上有好的執行效能。為了克服這個困難，我們將利用軟體的最佳化和硬體的改進來提升整體系統的效能。透過軟硬體的改進，能降低開發產品所需的費用，同時也能達到最低的系統效能要求。從實驗的數據中，我們可以觀察到整體的效能有很大的改善。

The RISC architecture is a load-store architecture that its data processing operations execute only on registers. When the programmer executes the computational operations, the processed data must be loaded from memory to registers and calculated. After completing the operations, it also needs to write the results back to memory. In fact, the signal processing application requires many data computations. It takes many resources to execute data movements and operations. Therefore, the performance of the signal processing application is limited on traditional RISC architecture. The proposed thesis will only focus on one RISC microprocessor because many microprocessors are RISC architecture, such as SPARC, MIPS, PowerPC and ARM. Furthermore, many signal processing applications are computation intensive, such as G.729 and MP3 codec. The proposed thesis also focuses on one signal processing application. In this thesis, ARM processor and MP3 decoder are selected as the RISC architecture platform and signal processing application, respectively. Moreover, because the signal processing application can not execute efficiently on traditional RISC architecture, both software optimization and architecture enhancement will be used to improve the performance of the system. The experimental results have shown great performance improvements in the system.

[1]C. C. Lee and S. P. Cheng, “Application-Specific RISC Architecture Enhancements: Circular Buffering of Registers for Efficient Filtering,” International SOC Design Conference, Seoul Korea, 25-26 Oct. 2004

[2]Zhaohui Liu; Dickson, K.; McCanny, J.V., “Application-specific instruction set processor for SoC implementation of modern signal processing algorithms,” IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, [see also Regular Papers, IEEE Transactions on Circuits and Systems I:] Volume 52, Issue 4, April 2005 Page(s):755 - 765

[3]Hoffmann, A.; Fiedler, F.; Nohl, A.; Parupalli, S.,”A methodology and tooling enabling application specific processor design,” 2005. 18th International Conference on VLSI Design, 3-7 Jan. 2005 Page(s):399 – 404

[4]Fei Sun; Ravi, S.; Raghunathan, A.; Jha, N.K., “Custom-instruction synthesis for extensible-processor platforms,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Volume 23, Issue 2, Feb. 2004 Page(s): 216 – 228

[5]Shekhar, C.; Raj Singh; Mandal, A.S.; Bose, S.C.; Saini, R.; Tanwar, P., “Application Specific Instruction Set Processors: redefining hardware-software boundary,” Proceedings 17th International Conference on VLSI Design, 2004. Page(s):915 - 918

[6]Jain, M.K.; Balakrishnan, M.; Kumar, A., “ASIP design methodologies: survey and issues,” 2001. Fourteenth International Conference on VLSI Design, 3-7 Jan. 2001 Page(s):76 – 81

[7]Jacome, M.F.; De Veciana, G., “Design challenges for new application specific processors,” IEEE Design & Test of Computers, Volume 17, Issue 2, April-June 2000 Page(s):40 – 50

[8]Gschwind, M., “Instruction set selection for ASIP design,” Proceedings of the Seventh International Workshop on Hardware/Software Codesign (CODES '99), 3-5 May 1999 Page(s):7 – 11

[9]Intrater, G.; Biran, D., “Application specific microprocessor,” ICCD '90 Proceedings, 1990 IEEE International Conference on Computer Design: VLSI in Computers and Processors, 17-19 Sept. 1990 Page(s):351 – 354

[10]Kyu Ha Lee; Keun-Sup Lee; Tae-Hoon Hwang; Young-Cheol Park; Dae Hee Youn, “An architecture and implementation of MPEG audio layer III decoder using dual-core DSP,” IEEE Transactions on Consumer Electronics, Volume 47, Issue 4, Nov. 2001 Page(s):928 - 933

[11]Chaoui, J.; Cyr, K.; de Gregorio, S.; Giacalone, J.-P.; Webb, J.; Masse, Y., “Open multimedia application platform: enabling multimedia applications in third generation wireless terminals through a combined RISC/DSP architecture,” Proceedings. (ICASSP '01), IEEE International Conference on Acoustics, Speech, and Signal Processing, Volume 2, 7-11 May 2001 Page(s):1009 - 1012 vol.2

[12]Dolle, M.; Jhand, S.; Lehner, W.; Muller, O.; Schlett, M., “A 32-b RISC/DSP microprocessor with reduced complexity,” IEEE Journal of Solid-State Circuits, Volume 32, Issue 7, July 1997 Page(s):1056 - 1066

[13]Yingbiao Yao; Qingdong Yao; Peng Liu; Zhibin Xiao, “Embedded software optimization for MP3 decoder implemented on RISC core,” IEEE Transactions on Consumer Electronics, Volume 50, Issue 4, Nov. 2004 Page(s):1244 – 1249

[14]Keun-Sup Lee; Young Cheol Park; Dae Hee Youn, “Software optimization of the MPEG-audio decoder using a 32-bit MCU RISC processor,” IEEE Transactions on Consumer Electronics, Volume 48, Issue 3, Aug. 2002 Page(s):671 – 676

[15]Wonchul Lee; Kisun You; Wonyong Sung, “Software optimization of MPEG audio layer-III for a 32 bit RISC processor,” APCCAS '02 2002 Asia-Pacific Conference on Circuits and Systems, Volume 1, 28-31 Oct. 2002 Page(s):435 - 438 vol.1

[16]Kyoung Ho Bang; Nam Hun Jeong; Joon Seok Kim; Young Cheol Park; Dae Hee Youn, “Design and VLSI implementation of a digital audio-specific DSP core for MP3/AAC,” IEEE Transactions on Consumer Electronics, Volume 48, Issue 3, Aug. 2002 Page(s):790 - 795

[17]Keun-Sup Lee; Hyen-O Oh; Young-Cheol Park; Dae Hee Youn, “High quality MPEG-audio layer III algorithm for a 16-bit DSP,” The 2001 IEEE International Symposium on Circuits and Systems, 2001. ISCAS 2001. Volume 2, 6-9 May 2001 Page(s):205 - 208 vol. 2

[18]Hong-Seok Kwon; Si-Ho Kim; Keun-Sung Bae, “Real time implementation of MPEG-1 Layer III audio decoder with TMS320C6201 DSP,” IEEE Workshop on Signal Processing Systems, 11-13 Oct. 2000 Page(s):761 - 770

[19]Tsung-Han Tsai, “A system level integration design for MPEG layer III audio decoder,” WCCC-ICSP 2000. 5th International Conference on Signal Processing Proceedings, Volume 2, 21-25 Aug. 2000 Page(s):1333 - 1336 vol.2

[20]Alan V. Oppenheim, Ronald W. Schafer, with John R. Buck., Discrete-Time Signal Processing. Second Edition, Prentice-Hall, 1999

[21]C. Britton Rorabaugh., DSP primer. McGraw-Hill, 1998.

[22]Eyre, J.; Bier, J., “The evolution of DSP processors,” IEEE Signal Processing Magazine, Volume 17, Issue 2, March 2000 Page(s):43 – 51

[23]GNU tool chains (Binary Utilities, Compiler Collection, C/Math Libraries, Simulator and Debugger) (2005, June) Available: ftp://ftp.gnu.org/gnu

[24]Steve Furber, ARM System-on-Chip Architecture. 2nd Edition, Addison-Wesley, 2000.

[25]D. Seal, ARM Architecture Reference Manual. 2nd Edition, Addison-Wesley, 2001.

[26]ARM Limited (2005, June) Available: http://www.arm.com/documentation/

[27]ISO/IEC 11172-3, “Coding of Moving Pictures and Associated Audio for Digital Storage Media at up to about 1.5 Mbit/s (Part 3: MPEG-Audio)”, First Edition, 1993.

[28]K. Brandenburg and H. Popp, “An introduction to MPEG Layer-3”, Fraunhofer Institutfur Integrierte Schaltungen(IIS), EBU Technical Review, June 2000.

[29]Pan, D.; “A tutorial on MPEG/audio compression,” IEEE Multimedia, Volume 2, Issue 2, Summer 1995 Page(s):60 - 74

[30]Sakamoto, T.; Taruki, M.; Hase, T., “A fast MPEG-audio layer III algorithm for a 32-bit MCU,” IEEE Transactions on Consumer Electronics, Volume: 45, Issue: 3, Aug. 1999 Pages: 986 – 993

[31]MP3 decoder source code (2005, June) Available: http://www.mp3-tech.org/

[32]“Benchmarking with ARMulator,” ARM Application Note #93, Document number: ARM DAI 0093A, Issued: March 2002, Copyright ARM Limited 2002.

[33]ISO/IEC 11172-3 “Coding of Moving Pictures and Associated Audio for Digital Storage Media at up to about 1.5 Mbit/s (Part 3: MPEG-Audio)”. 3-Annex A (informative) Diagrams.

[34]Konstantinides, K., “Fast subband filtering in MPEG audio coding,” IEEE Signal Processing Letters, Volume: 1, Issue: 2, Feb. 1994 Pages: 26 – 28

[35]Byeong Lee, “A new algorithm to compute the discrete cosine Transform,” IEEE Transactions on Acoustics, Speech, and Signal Processing [see also IEEE Transactions on Signal Processing], Volume: 32, Issue: 6, Dec 1984 Pages: 1243 - 1245

[36]Kraeling, M.B., “Fixed-point math in time-critical C applications,” WESCON/96, 22-24 Oct. 1996 Pages: 587 – 593

[37]Jonathan (Y) Stein, Digital signal processing: a computer science perspective. Wiley, 2000.