在這篇論文中，我們呈現以零件核心為導向(core-centric)的設計範例。 我們提出一個重複使用零件核心(IP reuse)的方法以及設計流程。 藉著這個設計流程，我們可將以簡單的重複使用已設計好的零件核心(core)，以便將以高階語言為規格的設計轉換到晶片的佈局。
在第一章中我們簡介了最近晶片設計的趨勢.由於製程的進步，使得單位矽晶片的容量每18個月成長一倍。這意味著設計著可將更複雜的設計放入一片晶片中。這也表示設計者設計複雜系統所需的時間相對於系統複雜度的成長已正在減少中。這代表著在矽晶片容量與設計的產能的隔閡已隨著矽晶片的容量一起增加。這些原因驅使一些設計自動化的業者正朝向如何重複使用複雜零件的方法上努力。我們將會在這篇論文中提出如何重複使用複雜零件的方法與流程。

。第二章中我們介紹目前在業界中幾個可幫助設計者重複使用零件(IP reuse)的電腦輔助工具之限制及優缺點。最近已有一些零件重複使用的業者提出一些電腦輔助設計的工具像是AMICAL, CADDY-Π, ALOHA, XE。AMICAL系統的缺點是使用者必須指定要用的零件(component)，這表示此系統無法自動的分配(allocate)零件。CADDY-Π系統的缺點是沒有一個方法將已設計好的零件匯入此系統ALOHA系統在合成時無法自動的選擇零件。XE系統可以做到上述系統所做不到的功能。

第三章我們提出了以零件核心為導向的設計方法與流程。我們在3.1中將討論建立核心導向方法與流程的動機與考慮。在3.2中我們將對所建議的設計流程提出概念性的說明。在3.3中我們將描述高階語言的規格和如何的轉換這個規格。在3.4中我們將介紹核心導向的合成方法。最後我們將在3.5中呈現重複使用處理器核心的設計方法。

最後我們在第四章中以聲音辨識(speech recognition)為範例來驗證我們的設計方法確實是可已有效的縮短設計的時間。我們以聲音辦別的應用來驗證我們的方法。在4.1中我們先給一個概括性的說明。在4.2中我們描述聲音辨識應用的核心定義程序。在4.3中我們呈現實例驗證。在4.4中我們呈現出實例驗證的結果

In this thesis, we present a core-centric design paradigm for System-on-a-Chip (SoC) designs. We present a design methodology and flow that is able to convert design specifications into chip layouts by automatically reused existing cores. Case studies targeted to speech recognition applications have been conducted to demonstrate the viability of the proposed core-centric design paradigm. The results show that the proposed core-centric design paradigm can significantly shorten the chip development time by reusing silicon-proof soft cores.

1. VSIA, http://www.vsi.org
2. VCX, http://www.vcx.org
3. M. Keating and P. Bricand, “Reuse Methodologies Manual”, Kluwer Academic Publishers, 1999.
4. H. Chang, L. Cooke, M. Hunt, G. Martin, A. McNelly, and L. Todd, “Surviving theSOC Revolution”, Kluwer Academic Publishers, 2000.
5. D. D. Gajski, “IP-based Design Methodology”, Proc. of the 36th DAC, pp43, 1999.
6. D. D. Gajski et al., “Essential Issues for IP Reuse”, Proc. of ASP-DAC, pp. 37-42, 2000.
7. P. Chou et al., “IPCHINOOK: An Integrated IP-Based Design Framework for Distributed Embedded Systems”, Proc. of the 36th DAC, pp. 44-49, 1999.
8. P. Schaumont et al., “Hardware Reuse at the Behavioral Level”, Proc. of the 36th DAC, pp. 784-789, 1999.
9. P. Jha and N. Dutt, “Design Reuse through High-level Mapping”, Proc. of Euro. Design & Test Conf., 1995.
10. P. Kission, H. Ding, and A. Jerraya, “VHDL Based Design Methodology for Hierarchy and Component Reuse”, Proc. of EURO-VHDL, 1995.
11. E. Filippi et al., “Intellectual Property Reuse in Embedded System Co-design: an Industrial Case Study”, Proc. of ISSS, 1998.
12. Daniel D.Gajski, Allen C.-H. Wu, Viraphol Chaiyakul, Shojiro Mori, Tom Nukiyama and Pierre Bricaud, “Essential Issues for IP Reuse, “ ASP-DAC 2000.
13. K.C.Lo “Design for reuse,”Systems on a Chip (Ref. No. 1998/439), IEE Colloquium on , 1998.
14. T.Ly, D. Knapp, R. Miller and D.MacMillen, “Scheduling using behavioral templates,” Proc. Of DAC, 1995.
15. Bringmann and W.Rosenstiek, “Resource sharing in hierarchical synthesus,” ICCAD, 1992.
16. J. S. Sun and R. W. Brodersen, “Design of system interface modules,” Proc. ICCAD, 1992
17. http://www.yxi.com
18. www.systemc.org
19. www.ics.uci.edu/~specc
20. D. Gajski, N. Dutt, A. Wu, S. Lin. “High Level Synthesis: Introduction to chip system and system design,” Kluwer Academic Publisher, 1992.
21. http://www.voicecontrol.com
22. Keating, Michael, Bricaud, Pierre. Kluwer Academic Publishers, “Reuse methodology manual for system-on-a-chip designs,” 1998.
23. John R. Deller, John G.Proakis, John H.L. Hansen “Discrete-time processing of speech signals”, 1993
24. Shoichiro Nakamura “Numerical Analysis and Graphic Visualization with MATLAB”, 1996.
25. http://nthucad.cs.nthu.edu.tw/~tcli
26. http://www/synopsys.com
27. Compass’s passport library for TSMC 0.6 μm CMOS process.
28. IP Capture Using IPDK User Manual, Y Explorations, Inc., Lake Forest, CA, USA, 1999. {http://www.yxi.com}.
29. eXplorations Compiler (XC): Synthesis Feature and Options V1.2, Y Explorations,Inc., Lake Forest, CA, USA, 19999. {http://www.yxi.com.}
30. http://www.microchip.com
31. Haase, J. ,”Design Methodology for IP Providers”, Design, Automation and Test in Europe, 1999.
32. Bricaud, P.J. ,”IP Reuse Creation for System-on-a-Chip Design”, Custom Integrated Circuits, Proceedings of the IEEE 1999
33. Gorla, G. ,”Designing with Intellectual Property”, VLSI '99. Proceedings. IEEE Computer Society Workshop On , 1999.
34. S. Trimberger, J.A. Rowson, C.R. Lang and J.P. Gray, “A structured Design Methodology and Associated Software Tools”, IEEE transactions on circuits and systems, 1981.
35. E.Girczyc and S. Carlson, “Increasing Design Quality and Engineerung Productivity through Design Reuse”, 20th ACM/IEEE Design Automation Conference,1993
36. P. Kission, H. Ding and A.A. Jerraya, “Structured Design Methodology for High Level Design”, 31st ACM/IEEE Design Automation Congerence, 1993.
37. Pogodalla, F.; Hersemeule, R.; Coulomb, P. ,”Fast Prototyping: a system design flow for fast design, prototyping and efficient IP reuse”,Hardware/Software Codesign, Proceedings of the Seventh International Workshop on , 1999.
38. Young Geol Kim; Tag Gon Kim , “A design Tool Reuse Methodology for Rapid Prototyping of Application Specific Instruction Set Processors”, 1999. IEEE International Workshop on , 1999 , Page(s): 46 –51
39. Gerstlauer, S. Zhao, D. Gajski, A.Horak, “Design of a GSM Vocoder using SpecC Methodology”, Technical Report ICS-TR-99-11, University of California, Irvine, Feb. 1999.
40. D. Gajski, R. Domer, J.Zhu. “IP-centric Methodology and Design with SpecC Language”, In System Level Synthesis. Edited by A. Jerraya, J. Mermet, Kluwer Academic Publishers, 1999.