掃描鏈診斷被視為提高晶片良率的重要議題之一。在這篇論文中，我們提出了將掃描鏈分群以提高掃描鏈診斷品質之演算法，其中包含利用邏輯閘關係建立控制關係圖，然後利用關係圖進行分群演算法。實驗結果顯示我們能將掃描鏈診斷之可疑掃描細胞範圍縮小至二到三，能降低投入物理檢查之成本，提高掃描鏈診斷之品質。

Scan chain diagnosis has become a critical issue to yield loss in modern technology. In this thesis, we present a scan chain partition algorithm to improve scan chain fault diagnosis resolution. In our scan chain partition algorithm,
we rst construct a controllability graph by netlist ependency, then perform the partition algorithm to decide which scan chain a scan cell belongs to. The experimental results show that our method can reduce the number of suspect scan cells from 378-4 to at most 2-3 for most cases of ITC'99 benchmarks.

[1] S. Kasapi, J. Liao, B. Cory, “Laser Voltage Imaging (LVI) for ATPG
Scan Chain Diagnosis on 40nm CMOS,” LSI Testing Symposium, Osaka,
Japan, November 2010.
[2] J. Schafer, F. Policastri, R. Mcnulty, “Partner SRLs for Improved Shift
Register Diagnostics,” Proc. VTS, pp. 198-201, 1992
[3] S. Kundu, “Diagnosing Scan Chain Faults,” IEEE TVLSI, Vol. 2, No.4,
pp. 512-516, December 1994.
[4] S. Edirisooriya, G. Edirisooriya, “Diagnosis of Scan Path Failures,”,
Proc. VTS, pp. 250-255, 1995.
[5] K. De, A. Gunda, “Failure Analysis for Full-Scan Circuits”, Proc. ITC,
pp. 636-645, Mar. 1995.
[6] S. Narayananan, A. Das, “An Efficient Scheme to Diagnose Scan
Chains,” Proc. ITC, pp. 704-713, 1997.
[7] Y.Wu, “Diagnosis of Scan Chain Failures,”, Proc. Int'l Symp. on Defect
and Fault Tolerance in VLSI Systems, pp. 217-222-10, 1998.
[8] P. Song, F. Motika, D. Knebel, R. Rizzolo, M. Kusko, J. Lee and M.
McManus, “Diagnostic techniques for the IBM S/390 600MHz G5 Microprocessor”,
Proc. ITC, pp. 1073-1082, 1999.
[9] J. Hirase, N. Shindou and K. Akahori, “Scan Chain Diagnosis using
IDDQ Current Measurement”, Proc. ATS, pp. 153-157, 1999.
[10] K. Stanley, ”High Accuracy Flush and Scan Software Diagnostic,” Proc.
IEEE YOT 2000, Oct. 2000.
[11] R. Guo, S. Venkataraman, “A Technique For Fault Diagnosis of Defects
in Scan Chains,” ITC, pp. 268-277, 2001.
[12] Y. Huang, W.-T. Cheng, S.M. Reddy, C.-J. Hsieh, Y.-T.
Hung,“Statistical Diagnosis for Intermittent Scan Chain Hold Time
Fault”, ITC, pp.319-328, 2003
[13] J. S. Yang, S. Huang, “Quick Scan Chain Diagnosis Using Signal Profiling,”
ICCD, 2004
[14] Y. Huang, W.T. Cheng and G. Crowell. “Using Fault Model Relaxation
to Diagnose Real Scan Chain Defects,” ASP-DAC , pp. 1176-1179 ,2005
[15] A. Crouch,“Debugging and Diagnosing Scan Chains.”, EDFAS, pp. 16-
24, Feb. 2005.
[16] J. Li, “Diagnosis of Single Stuck-at Faults and Multiple Timing Faults
in Scan Chains”, IEEE TVLSI, Vol.13, No.6, pp. 708-718, June 2005
[17] J. Li,“Diagnosis of Multiple Hold-Time and Setup-Time Faults in Scan
Chains”, IEEE TC, Vol. 54, No. 11. pp 1467-1472, Nov. 2005
[18] C,L, Kong, M.R. Islam, “Diagnosis of Multiple Scan Chain Faults,”
International Symposium for Testing and Failure Analysis, pp.510-516.
November 2005.
[19] R. Guo, S. Venkataraman, “An algorithmic technique for diagnosis of
faulty scan chains”, IEEE Trans. on CAD, pp. 1861-1868, Sept. 2006
[20] Y. Huang, W.-T. Cheng, N. Tamarapalli, J. Rajski, R. Klimgerberg,
W. Hsu and Y.-S. Chen, “Diagnosis with Limited Failure Information”,
ITC, paper 22.2, 2006
[21] F. Motika, P. Nigh, P. Song, “Stuck-at fault scan chain diagnostic
method” US Pat 7010735, July, 2003.
[22] A. Anderson, et. al., “Method, apparatus, and computer program product
for implementing deterministic based broken scan chain diagnostics”,
US Pat 20050229057, Oct. 2005
[23] R. Guo, Y. Huang, W.-T Cheng, “A complete test set to diagnose scan
chain failures,”, ITC, pp.1-10, Oct. 2007